IBMメーカーDS-2000の使用説明書/サービス説明書
ページ先へ移動 of 27
WARRANTY INFORMATION Qua Tech Inc. warrants the DS-200 0 to b e free of defects for one (1 ) year from the date o f purchase. Qua Tech Inc. will repair or replace any board that fails to perform under normal operating condition s and in accordance with the procedures outlined in thi s document during the warranty period.
TABLE OF CONTENTS WARRANTY INFORMATION . . . . . . . . . . . . i LIST OF FIGURES . . . . . . . . . . . . . ii i I. INTRODUCTION . . . . . . . . . . . . . . . . 1 II. BOARD DESCRIPTION . . . . . . . . . . . . . 1 III. 16550 FUNCTIONAL DESCRIPTION . . .
LIST OF FIGURES Figure 1. DS-2000 board layout . . . . . . . . . 2 Figure 2. 16550 internal registers . . . . . . . 3 Figure 3. Interrupt enable register . . . . . . 4 Figure 4. Interrupt identification register . . 5 Figure 5. Interrupt source identification .
I. INTRODUCTION The DS-2000 is a dual channel asynchronous seria l communication adapter which utilizes balanced differential drivers and receivers to provide RS-422-A communications. It is capable of reliable communication s over long distances (4000 feet) within noisy industria l environment.
FUNCTIONAL DESCRIPTION Figure 1. DS-2000 board layout . ii i.
FUNCTIONAL DESCRIPTION III. 1655 0 FUNCTIONAL DESCRIPTION The 16550 is an upgrade of the standard 1645 0 Asynchronous Communications Element (ACE). Designed t o be compatible with the 16450, the 16550 enters th e character mode on reset and in this mode will appear as a 16450 to user software.
FUNCTIONAL DESCRIPTION A. INTERRUPT ENABLE REGISTER +------- + D7 | 0 | +------- + D6 | 0 | +------- + D5 | 0 | +------- + D4 | 0 | +------- + D3 | EDSSI |----- MODEM statu s +------- + D2 | ELSI |---.
FUNCTIONAL DESCRIPTION B. INTERRUPT IDENTIFICATION REGISTER +------ + D7 | FFE |----- FIFO enable (FIFO only ) +------ + D6 | 0 | +------ + D5 | 0 | +------ + D4 | 0 | +------ + D3 | IID2 |-- + +------+ | D2 | IID1 | +-- Interrupt identification +------+ | D1 | IID0 |-- + +------ + D0 | IP |----- Interrupt pending +------ + Figure 4.
FUNC TIONAL DESCRIPTION +-------------------+----------+---------------------- + | IID2 IID1 IID0 IP | Priority | Interrupt Type | +-------------------+----------+---------------------- + | x x x 1 | .
FUNCTIONAL DESCRIPTION C. FIFO CONTROL REGISTER +------ + D7 | RXT1 |-- + +------+ +-- Receiver trigger D6 | RXT0 |-- + +------ + D5 | x |-- + +------+ +-- Reserved D4 | x |-- + +------ + D3 | DMAM |-.
FUNCTIONAL DESCRIPTION RRST - Receive FIFO Reset : When set (logic 1), all bytes in the receiver FIFO are cleared and the counter is reset. Th e shift register is not cleared. RRST is self - clearing . FE - FIFO Enable : When set (logic 1), enables transmitter and receiver FIFOs.
FUNCTIONAL DESCRIPTION STKP - Stick Parity : Forces parity to logic 1 or logic 0 if parity i s enabled. See EPS, PEN, and figure 9 . EPS - Even Parity Select : Selects even or odd parity if parity is enabled . See STKP, PEN, and figure 9 . PEN - Parity Enable : Enables parity on transmission and verification on reception.
FUNCTIONAL DESCRIPTION E. MODEM CONTROL REGISTER +------ + D7 | 0 | +------ + D6 | 0 | +------ + D5 | 0 | +------ + D4 | LOOP |----- Loopback enable +------ + D3 | OUT2 |----- Output 2 +------ + D2 | OUT1 |----- Output 1 +------ + D1 | RTS |----- Request to send +------ + D0 | DTR |----- Data terminal ready +------ + Figure 11.
FUNCTIONAL DESCRIPTION F. LINE STATUS REGISTER +------ + D7 | FFRX |----- Error in FIFO RCVR (FIFO only ) +------ + D6 | TEMT |----- Transmitter empty +------ + D5 | THRE |----- Transmitter holding re.
FUNCTIONAL DESCRIPTION Bits BI, FE, PE, and OE are the sources of receiver line status interrupts. The bits are reset by reading the line status register. In FIFO mode, these bit s are associated with a specific character in the FIFO and the exception is revealed only when that character reaches the top of the FIFO .
FUNCTIONAL DESCRIPTION G. MODEM STATUS REGISTER +------ + D7 | DCD |----- Data carrier detect +------ + D6 | RI |----- Ring indicator +------ + D5 | DSR |----- Data set ready +------ + D4 | CTS |-----.
FUNCTIONAL DESCRIPTION H. SCRATCHPAD REGISTER This register is not used by the 16550. It may b e used by the programmer for data storage . IV. FIFO INTERRUPT MODE OPERATION 1. The receive data interrupt is issued when the FIFO reaches the trigger level.
B AUD RATE SELECTION J1 J 1 +-----------+ +----------- + 1| o o+ o |4 1| o--o o | 4 2| o o+ o |5 2| o o--o | 5 +-----------+ +----------- + (a) ÷1 input clock (b) ÷2 input clock J1 J 1 +-----------+.
ADDRESSING VI. ADDRESSING Each channel of the DS-2000 uses 8 consecutive I/O address locations. The base addresses are independen t but must begin on an even 8-byte boundary (xxx0H - xxx7H or xxx8H - xxxFH).
PROGRAMM ABLE OPTION SELECT The remaining POS registers are used for address and interrupt selections. These registers are programmed by the user through the IBM installation utility supplied with the PS/2. These registers are read/write but should not be written to by user software.
PROGRAMMABLE OPTION SELECT +-------------------------+------------------- + | ADSx3 ADSx2 ADSx1 ADSx0 | Base address | +-------------------------+------------------- + | 0 0 0 0 | 3F8H (Serial 1) | | .
OUT PUT CONFIGURATIONS IX. OUTPUT CONFIGURATIONS Two sets of jumpers are implemented on the DS-200 0 to control the auxiliary driver/receiver set. Jumpers J 2 and J3 perform identical functions on channels 1 and 2 respectively . The function of J2 and J3 is to control the source of the data exchanged on the auxiliary communication lines.
OUTPUT CONFIGURATIONS The other function of J2 and J3 is to configure th e communication channel in half or full duplex mode. Hal f duplex operation is achieved by connecting pins 4 and 8 of the jumper block (figure 23).
OUTPUT CONFIGURATIONS +----------- + | RI +-+ +------ + | DCD +-+ +-+ inv. +- + | DSR +-+ | +------+ | (4,5,6 for channel 1 , | DTR +-+----+----o o o 1,2,3 for channel 2 ) | | J4 | +---------- + | RCL.
OUTPUT CONFIGURATIONS AUXIN ------+ +------ RCLK CTS --+ | | +-- DTR +------------------- + 5 | o---o o+ o | 8 1 | o---o o+ o | 4 +------------------- + RTS --+ | | +-- driver enable AUXOUT ------+ +------ XCLK J2 _ Channel 1 J3 _ Channel 2 Figure 21.
EX TERNAL CONNECTIONS X. EXTERNAL CONNECTIONS Connections to peripheral equipment are made via a female D-9 connector. A pin-out of the D-9 connector and a detailed description of each output signal i s illustrated in figures 24 and 25 . Figure 24. D-9 output configuration .
INSTALLATION XI. INSTALLATION Make sure there is a copy of th e original reference diskette available . This diskette must be modified t o accept any option adapters . 1. Turn unit off . 2. Remove system cover as instructed in the IBM Quick Reference Guide .
デバイスIBM DS-2000の購入後に（又は購入する前であっても）重要なポイントは、説明書をよく読むことです。その単純な理由はいくつかあります：
IBM DS-2000をまだ購入していないなら、この製品の基本情報を理解する良い機会です。まずは上にある説明書の最初のページをご覧ください。そこにはIBM DS-2000の技術情報の概要が記載されているはずです。デバイスがあなたのニーズを満たすかどうかは、ここで確認しましょう。IBM DS-2000の取扱説明書の次のページをよく読むことにより、製品の全機能やその取り扱いに関する情報を知ることができます。IBM DS-2000で得られた情報は、きっとあなたの購入の決断を手助けしてくれることでしょう。
IBM DS-2000を既にお持ちだが、まだ読んでいない場合は、上記の理由によりそれを行うべきです。そうすることにより機能を適切に使用しているか、又はIBM DS-2000の不適切な取り扱いによりその寿命を短くする危険を犯していないかどうかを知ることができます。
ですが、ユーザガイドが果たす重要な役割の一つは、IBM DS-2000に関する問題の解決を支援することです。そこにはほとんどの場合、トラブルシューティング、すなわちIBM DS-2000デバイスで最もよく起こりうる故障・不良とそれらの対処法についてのアドバイスを見つけることができるはずです。たとえ問題を解決できなかった場合でも、説明書にはカスタマー・サービスセンター又は最寄りのサービスセンターへの問い合わせ先等、次の対処法についての指示があるはずです。
