Lanner electronicメーカーIAC-F848の使用説明書/サービス説明書
ページ先へ移動 of 38
IAC -F848 Manual.
IAC-F848 IAC-F848 Manual © Copyright 2007, Lanner Electronics, Inc. All rights reserved. This document contains pr oprietary information t hat i s protected by copyright.
IAC-F848 Safety Guidelines Follow these guidelines to ensure genera l safety: K eep the chassis area clear and dust-free during and after installation. Do not wear loose clothing or jewel ry that could get caught in the chassis. F asten your tie or scarf and roll up your sleeves.
IAC-F848 EMC Notice This equipmen t has been tested and found to comply with the limits for a Class A digital device, pursu ant to Part 15 of the FCC Rules. T hese limits are designed to pr ovide reas onable protection against h armful interference when the equipment is oper ated in a commercial environment.
IAC-F848 Contents Safety Guidelines....................................................................... 3 EMC Notice................................................................................. 4 Contents........................................
IAC-F848 RMA Service . .. .. .. .. .. ... .. .. ........................................ ....................37 Req uesting a RMA#. . . . . . . . . . ....................................... ....................37 RMA Service Request F orm. ...........
IAC-F848 1. Product Overview 1.1 Product Introduction IAC-F848 is a full-size PICMG 1.0 compliant SBC supporting an I ntel Pent ium 4 LGA775 process or .
IAC-F848 1.3 Specifications F E A TUR E DE S C R I PT I O N F orm F act or F u ll- size , PIC M G 1 .0 Pro cess or Su pp ort s L GA7 7 5 In t el P ent iu m 4 , Pe n t iu m D w it h 5 33 /8 00 /1 0 66 .
IAC-F848 1.4 Package Contents 1.5 Technical Assistance Should you have any questions or problems with your pr oduct, please contact the Lanner sales team. Phone: 886-2-8692-6060 F ax: 886-2-8692-6101 E-mail: sales@lannerinc.com Prior to contact ing us, we ask that you first check the elec tronic pro duct documentation for a ssistance.
IAC-F848 2. System Components 2.1 IAC-F848 Images Figure 1 – IAC-F848 2.1.1 Board Layout Figure 2 – IAC-F848 Key Features 10.
IAC-F848 2.1.2 Dimensions (mm) Figure 3 – Dimensions 2.2 Settings and I/O Connectors The jumper settings and I /O con nectors of the IAC-F848 bo ard are specific to the IAC -F848. Changing these settings may resu lt in malfunctions or damage to your system.
IAC-F848 PK M1: PS/2 K eyboard & Mouse Connector PIN NO. DESCRIPTION PIN NO. DESCRIPTION 1 KBDT 2 MSDT 3 GND 4 +KBMS 5 KBCK 6 MSCK FDC A1: Floppy Interface Conn ector (34 Pin Header) PIN NO.
IAC-F848 A TX C1: For A TX Function PIN DESCRIPTION 1 GND 2 5VSB 3 GND 4 PS_ON# A TX PWR1: A TX 4 PIN CONNECTOR (FOR +12V VCORE) PIN DESCRIPTION PIN DESCRIPTION 1 GND 2 GND 3 +12V_CORE 4 +12V_CORE FPIO1: 4-Pin P ower AND RESET FUNCTION PIN NO.
IAC-F848 IRDA1: IRDA1 Connector PIN NO. DESCRIPTION 1 VCC 2 NC 3 IRRX 4 GND 5 IRTX CPU F A N1: 4 Pin F AN Con nector VGA1: External VGA Conne ctor (12 Pin Header) PIN NO. DESCRIPTION PIN NO. DESCRIPTION 1 R 2 G 3 B 4 NC 5 GND 6 GND 7 GND 8 GND 9 NC 10 GND 11 NC 12 VGADDCDA T A 13 H_SYNC 14 V_SYNC 15 VGADDCCLK IDE1: IDE Interface Conn ector PIN NO.
IAC-F848 37 HDC CS0 # 38 HD C CS1 # 39 HDD Active LED # 40 Ground CN1: Compact Flash Connector PIN DESCRIPTION PIN DESCRIPTION 1 GND 26 CD1- 2 DA T A3 27 D A T A11 3 DA T A4 28 D A T A12 4 DA T A5 29 .
IAC-F848 31 +3.3V 32 GROUND 33 AD31 34 PME 35 AD29 36 RESERVED 37 GROUND 38 AD30 39 AD27 40 +3.3V 41 AD25 42 AD28 43 RESERVED 44 AD26 45 C_BE-3 46 AD24 47 AD23 48 IDSEL 49 GROUND 50 GROUND 51 AD21 52 AD22 53 AD19 54 AD20 55 GROUND 56 PAR 57 AD17 58 AD18 59 C_BE-2 60 AD16 61 IRDY 62 GROUND 63 +3.
IAC-F848 9 GND 17.
IAC-F848 3. BIOS Setup BIOS Setup Award‘s ROM BIOS provides a built -in Setup pro gr am that allows users to modify the basic system configuration and settings. The modified data will be stored i n a battery-backed CMOS RAM so that this data will be r etained even when the power is turned off .
IAC-F848 3.1 Main Program Screen This screen provides access to the utility‘s various functions. Listed below is explanation of the keys displayed at the bottom of the screen: <ESC>: Exit the utility . < ↑↓→ ← >: Use arrow keys ↑↓→ ← to move cursor to your desired selection.
IAC-F848 Save & Exit Setup: Save CMOS value changes to CMOS and exit setup. Exit Without Saving: Abandon all C MOS valu e changes and exit setup. 3.
IAC-F848 Cylinder: Number of cylinders Head: Number of heads Precomp: Write precom Landing Zone: Landing Zone Sector: Number of sectors Drive A and Drive B: Select the correct specifications for the diskette drive(s) installed in the computer .
IAC-F848 3.3 BIOS Features Setup When you select the “BIOS FEA TURES SETUP” on the main program, the screen display will appear as: BIOS Features Setup Screen The following explains the options fo.
IAC-F848 TM2 Bus Ratio: Represents the frequency (bus ratio)'of the throttled performance state that will be initiated when the on-die sensor gose from not hot to hot. TM2 Bus VID: Represents the voltage of the throttled performance state that will be initiated when the on-die sensor gose f rom not hot to hot.
IAC-F848 operating system from the devices in the sequence selected in these items. The settings are Floppy , LS/ZIP , HDD-0/HDD-1/HDD-2/HDD-3, SCSI, CDROM, LAN, and Disabled Boot Up Floppy Seek: The defaults setting is “Disabled” . When enabled, the BIOS will check whether there is a floppy disk drive installed.
IAC-F848 3.4 CHIPSET FEATURES SETUP When you select the “CHIPSET FEA TURES SETUP” on the main program, the screen display will appears as: Chipset Features Setup Screen Spread Spectrum: Enable/Disable to reduce the EMI of your motherboard by modulating the signals it generates so that the spikes are reduced to flatter curves.
IAC-F848 PEG Force X1: Enable/Disable the PCI Express X1 6 slot will be forced to run in the PCI Express X1 mode On-Chip Frame Buffer Size: Control the amou nt of system memory that is allocated to the integrated gr aphics processor when the s ystem boots up.
IAC-F848 3.5 INTEGRATED PERIPHERALS When you select the “INTEGRA TED PERIPHERIALS” on the main program, the screen display will appears as: Integrated Peripherals Setup Screen On-Chip IDE Device: .
IAC-F848 interface. Select Disabled to deactivate this interface. On-Chip Secondary PCI IDE : The c hipset contains a PCI IDE interface with support for two IDE channels. Sel ect Enabled to activate the secondary IDE interface. Select Disabled to deactivate this interface.
IAC-F848 Super IO Device: Onboard FDD Controller : Select Enabled if your system has a floppy disk controller (FDC) installed on the system board and you want to use it. If you install add-in FDC or the system has n o floppy drive, select Disabled in this field.
IAC-F848 ACPI Function : This item allows you to enable or disabl e the Adv anced Configuration and P ower Management (ACPI). ACPI Suspend Type: Y ou can select Suspend type to S1 or S3. S1is Power On Suspend. S3(STR) is Suspend T o RAM. Run VGABIOS if S3 Resume: This item all ows invok e VGA bios when resume from S3.
IAC-F848 DPMS: Allows the BIOS to control th e video display card if it supports the DPMS feature. Video Off in suspend : Enable/Disable Video Off in suspend. Suspend Type: T o select suspend type as “Stop Grant” or “PwrOn Suspend” . MODEM Use IRQ : Name the interrupt request (IRQ) line assigned to the modem (if any) on your system.
IAC-F848 FDD,COM,LPT Port: Enable/Disable this one of R el oad Global Timer Events. PCI PIRQ[A-D]#: Enable/Disable this one of R eload Global Timer Events. 3.7 PNP/PCI CONFIGURATION Both the ISA and PCI buses on the CPU card use system IRQs & DMAs.
IAC-F848 PCI/VGA Palette Snoop : This BI OS feature determines if your graphics card should allow VGA palette snooping by a fixed function display card. Maximum Payload Size: This determines the maximum TLP (T ransaction Layer Pac ket) payload size that can be supported by the motherboard chipset's PCI Express controller .
IAC-F848 3.9 LOAD OPTIMIZED DEFAULTS When you press “Enter ” on this item, you get a confirmation dialog box with a message similar to : Load Optimized Defaults (Y/N) ? N Pressing “Y” loads the default values that are factory settings for optimal performance system operations.
IAC-F848 35.
IAC-F848 3.11 SAVE & EXIT SETUP Select this option and press the <Enter> key to sav e the new setting information in the CMOS memory and continue with th e booting process. 3.12 EXIT WITHOUT SAVING Select this option and press the <Enter > key to exit the Setup Utility without recording any new values or changing old ones.
IAC-F848 Terms and Conditions Date:2007.03.19 Warranty Policy 1. All products are under warranty against defects in materials and workmanship for a period of one year from the date of purchase .
IAC-F848 RMA Service Request F orm When requesting RMA service, please f ill out t he following form. Without this form enclosed, your RMA cannot be processed. RMA No: Reasons to Return: □ R epair(Please include failure details) □ T esting Purpose Company: Contact Person: Phone No.
デバイスLanner electronic IAC-F848の購入後に(又は購入する前であっても)重要なポイントは、説明書をよく読むことです。その単純な理由はいくつかあります:
Lanner electronic IAC-F848をまだ購入していないなら、この製品の基本情報を理解する良い機会です。まずは上にある説明書の最初のページをご覧ください。そこにはLanner electronic IAC-F848の技術情報の概要が記載されているはずです。デバイスがあなたのニーズを満たすかどうかは、ここで確認しましょう。Lanner electronic IAC-F848の取扱説明書の次のページをよく読むことにより、製品の全機能やその取り扱いに関する情報を知ることができます。Lanner electronic IAC-F848で得られた情報は、きっとあなたの購入の決断を手助けしてくれることでしょう。
Lanner electronic IAC-F848を既にお持ちだが、まだ読んでいない場合は、上記の理由によりそれを行うべきです。そうすることにより機能を適切に使用しているか、又はLanner electronic IAC-F848の不適切な取り扱いによりその寿命を短くする危険を犯していないかどうかを知ることができます。
ですが、ユーザガイドが果たす重要な役割の一つは、Lanner electronic IAC-F848に関する問題の解決を支援することです。そこにはほとんどの場合、トラブルシューティング、すなわちLanner electronic IAC-F848デバイスで最もよく起こりうる故障・不良とそれらの対処法についてのアドバイスを見つけることができるはずです。たとえ問題を解決できなかった場合でも、説明書にはカスタマー・サービスセンター又は最寄りのサービスセンターへの問い合わせ先等、次の対処法についての指示があるはずです。