Texas InstrumentsメーカーTMS320C645xの使用説明書/サービス説明書
ページ先へ移動 of 27
TMS320C645x DSP General-Purpose Input/Output (GPIO) User ’ s Guide Literature Number: SPRU724 December 2005.
IMPORT ANT NOTICE T exas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.
3 General-Purpose Input/Output (GPIO) SPRU724 Preface Read This First About This Manual This document describes the general-purpose input/output (GPIO) peripheral in the digital signal processors (DSPs) of the TMS320C645x ™ DSP family . Notational Conventions This document uses the following conventions.
T rademarks 4 General-Purpose Input/Output (GPIO) SPRU724 TMS320C6000 Programmer ’s Guide (literature number SPRU198) describes ways to optimize C and assembly code for the TMS320C6000 t DSPs and includes application program examples.
Contents 5 General-Purpose Input/Output (GPIO) SPRU724 Contents 1 Overview 9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 GPIO Function 12 . . . .
Figures 6 General-Purpose Input/Output (GPIO) SPRU724 Figures 1 TMS320C645x DSP Block Diagram 10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 GPIO Peripheral Block Diagram 1 1 . . . . . . . . . . . . . .
T ables 7 General-Purpose Input/Output (GPIO) SPRU724 T ables 1 GPIO Interrupt and EDMA Event Configuration Options 13 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 GPIO Registers 15 . . . . . . . . . . . . . . . . . . . . . . . . . . . .
8 General-Purpose Input/Output (GPIO) SPRU724 This page is intentionally left blank..
9 General-Purpose Input/Output (GPIO) SPRU724 General-PurposeInput/Output(GPIO) This document describes the general-purpose input/output (GPIO) peripheral in the digital signal processors (DSPs) of the TMS320C645x ™ DSP family .
Overview General-Purpose Input/Output (GPIO) 10 SPRU724 Figure 1. TMS320C645x DSP Block Diagram L1 S1 M1 D1 Data path A Register file A Register file B D2 Data path B S2 M2 L2 L1 data memory controlle.
Overview 11 General-Purpose Input/Output (GPIO) SPRU724 Figure 2. GPIO Peripheral Block Diagram DIR SET_DA T A OUT_DA T A CLR_DA T A Synchronization logic Peripheral clock (CPU/6) Direction Set data O.
GPIO Function General-Purpose Input/Output (GPIO) 12 SPRU724 2 GPIO Function Y ou can independently configure each GPIO pin (GPn) as either an input or an output using the GPIO direction registers. The GPIO direction register (DIR) specifies the direction of each GPIO signal.
Interrupt and Event Generation 13 General-Purpose Input/Output (GPIO) SPRU724 3 Interrupt and Event Generation Each GPIO pin (GPn) can be configured to generat e a CPU interrupt (GPINTn) and a synchronization event to the EDMA controller (GPINTn).
Emulation Halt Operation General-Purpose Input/Output (GPIO) 14 SPRU724 Reading the SET_RIS_TRIG or CLR_RIS_TRIG register returns the value of RIS_TRIG register . Reading from SET_F AL_TRIG and CLR_F AL_TRIG register returns the value of F AL_TRIG register .
Registers 15 General-Purpose Input/Output (GPIO) SPRU724 5 Registers The GPIO peripheral is configured through the registers listed in T able 2. S ee the device-specific datasheet for the memory address of these registers. T able 2. GPIO Registers Offsets Acronym Register Name Section 0008 BINTEN Interrupt Per-Bank Enable Register 5.
Registers General-Purpose Input/Output (GPIO) 16 SPRU724 5.1 Interrupt Per-Bank Enable Register (BINTEN) T o use the GPIO pins as sources for CPU interrupts and EDMA events, bit 0 in the bank interrupt enable register (BINTEN) must be set. BINTEN is shown in Figure 3 and described in T able 3.
Registers 17 General-Purpose Input/Output (GPIO) SPRU724 5.2 Direction Register (DIR) The GPIO direction register (DIR) determines if a given GPIO pin is an input or an output. The GPDIR is shown in Figure 4 and described in T able 4. By default, all the GPIO pins are configured as input pins.
Registers General-Purpose Input/Output (GPIO) 18 SPRU724 5.3 Output Data Register (OUT_DA T A) The GPIO output data register (OUT_DA T A) indicates the value to be driven on a given GPIO output pin. The OUT_DA T A registers are shown in Figure 5 and described in T able 5.
Registers 19 General-Purpose Input/Output (GPIO) SPRU724 5.4 Set Data Register (SET_DA T A) The GPIO set data register (SET_DA T A) is shown in Figure 6 and described in T able 6. SET_DA T A provides an alternate means of driving GPIO outputs high. Writing a 1 to a bit of SET_DA T A sets the corresponding bit in OUT_DA T A.
Registers General-Purpose Input/Output (GPIO) 20 SPRU724 5.5 Clear Data Register (CLR_DA T A) Th e GPIO clear data register (CLR_DA T A) i s shown in Figure 7 and described in T able 7. CLR_DA T A provides an alternate means of driving GPIO outputs low .
Registers 21 General-Purpose Input/Output (GPIO) SPRU724 5.6 Input Data Register (IN_DA T A) The GPIO input data register (IN_DA T A) reflects the state of the GPIO pins.
Registers General-Purpose Input/Output (GPIO) 22 SPRU724 5.7 Set Rising Edge Interrupt Register (SET_RIS_TRIG) The GPIO rising trigger register (RIS_TRIG) configures the edge detection logic to trigger GPIO interrupts and EDMA events on the rising edge of GPIO signals.
Registers 23 General-Purpose Input/Output (GPIO) SPRU724 5.8 Clear Rising Edge Interrupt Register (CLR_RIS_TRIG) The GPIO rising trigger register (RIS_TRIG) configures the edge detection logic to trigger GPIO interrupts and EDMA events on the rising edge of GPIO signals.
Registers General-Purpose Input/Output (GPIO) 24 SPRU724 5.9 Set Falling Edge Interrupt Register (SET_F AL_TRIG) The GPIO falling trigger register (F AL_TRIG) configures the edge detection logic to trigger GPIO interrupts and EDMA events on the falling edge of GPIO signals.
Registers 25 General-Purpose Input/Output (GPIO) SPRU724 5.10 Clear Falling Edge Interrupt Register (CLR_F AL_TRIG) The GPIO falling trigger register (F AL_TRIG) configures the edge detection logic to trigger GPIO interrupts and EDMA events on the falling edge of GPIO signals.
General-Purpose Input/Output (GPIO) 26 SPRU724 This page is intentionally left blank..
Index 27 General-Purpose Input/Output (GPIO) SPRU724 Index B block diagram C645x DSP 10 GPIO 1 1 E event generation 13 events 14 F function 12 I interrupt generation 13 interrupts 14 N notational conv.
デバイスTexas Instruments TMS320C645xの購入後に(又は購入する前であっても)重要なポイントは、説明書をよく読むことです。その単純な理由はいくつかあります:
Texas Instruments TMS320C645xをまだ購入していないなら、この製品の基本情報を理解する良い機会です。まずは上にある説明書の最初のページをご覧ください。そこにはTexas Instruments TMS320C645xの技術情報の概要が記載されているはずです。デバイスがあなたのニーズを満たすかどうかは、ここで確認しましょう。Texas Instruments TMS320C645xの取扱説明書の次のページをよく読むことにより、製品の全機能やその取り扱いに関する情報を知ることができます。Texas Instruments TMS320C645xで得られた情報は、きっとあなたの購入の決断を手助けしてくれることでしょう。
Texas Instruments TMS320C645xを既にお持ちだが、まだ読んでいない場合は、上記の理由によりそれを行うべきです。そうすることにより機能を適切に使用しているか、又はTexas Instruments TMS320C645xの不適切な取り扱いによりその寿命を短くする危険を犯していないかどうかを知ることができます。
ですが、ユーザガイドが果たす重要な役割の一つは、Texas Instruments TMS320C645xに関する問題の解決を支援することです。そこにはほとんどの場合、トラブルシューティング、すなわちTexas Instruments TMS320C645xデバイスで最もよく起こりうる故障・不良とそれらの対処法についてのアドバイスを見つけることができるはずです。たとえ問題を解決できなかった場合でも、説明書にはカスタマー・サービスセンター又は最寄りのサービスセンターへの問い合わせ先等、次の対処法についての指示があるはずです。