BenQメーカーPB6200の使用説明書/サービス説明書
ページ先へ移動 of 122
1 DLP PROJECT OR SER VICE MANUAL MODEL : PB6100 / PB6200 CAUTION BEFORE SER VICING THE PROJECT OR, READ THE SAFETY PRECAUTIONS IN THIS MANUAL..
2 Index 1. Safety Precautions -------------------------------- 3 2. Engineering S pecification---------------------- 4 3. S p are Part s List ---------------------------------- 32 4. Block Diagram ------------------------------------ 36 5. Packing Description ---------------------------- 44 6.
3 1. Safety Precautions.
4 2. Engineering S pecification.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
21.
22.
23.
24.
25.
26.
27.
28.
29.
30.
31.
32 3. S p are Part s List Model : PB6100 Item Component Description T ype 1 42.J8618.001 U/C PC+ABS PB6100 R 2 55.J7612.001 PCBA KEYP AD BD PB7200 BENQ850 2 3 54.J8612.001 BALLAST PHG201G16 PB6100 R 4 60.J8605.001 ASSY Lower Case PB6100 R 5 23.10102.001 BLOWER 12V 50*50*20MM ADDA R 6 60.
33 Model : PB6100 Item Component Description T ype 21 31.J8601.001 BADGE AL PLA TE PB6100 R 22 60.J1334.001 ASSY CAP LENS SL700X R 23 60.J8603.001 ASSY F/C PB6100 R 24 55.J861 1.001 PCBA PFC BD PB6100 2 25 55.J8613.001 PCBA F AN BD PB6100 2 26 65.J5003.
34 Model : PB6200 Item Component Description T ype 1 55.J8501.001 PCBA MAIN BD PB6200 2 2 42.J8618.001 U/C PC+ABS PB6100 R 3 55.J7612.001 PCBA KEYP AD BD PB7200 BENQ850 2 4 54.J8612.001 BALLAST PHG201G16 PB6100 R 5 55.J5020.001 PCBA EMI BD DX850 2 6 60.
35 Model : PB6200 Item Component Description T ype 21 55.J861 1.001 PCBA PFC BD PB6100 2 22 55.J8613.001 PCBA F AN BD PB6100 2 23 65.J5003.001 FOOT ADJ DX850 R 24 44.J7601.051 CTN AB PB6100/BENQ(VI) R 25 45.L2701.01 1 LBL CTN 120*100 BLUE FP559 R 26 47.
36 4. Block Diagram PB6100 DMD projector being usi ng the SGA DMD Engine made by BENQ, it included front end circuitry that digitizes and scaling proc esses for the input analog VGA and TV signals. As shown, in figure below the front end circuitry consists of : 1.
37 2. DMD driver board that transfer PW166 scaler output RGB888 signal to DMD chip acceptable signal for driving DMD mirror operation. The relate diagram as below: DD P 1000 DMD Chi p ( 0.
38 3. Whole system block diagram is show as below: Power Board and Ballast Optical Engine DMD CHIP Boa rd Lamp On Control Signal RGB 888 2.5V, 5V, 12V IR Rear Board Keyp ad Color Whe el Sensor Board S.
39 Block Diagram Below is the simple block diagram of PB6100 Main Board . As the diagram shown above , here is th e function of every discrete blocks .
40 There are some other interf ace signals related to AD9883 SOGIN – Sync On Green input from Image Pro cessor , the signal enable the PB6100 support the very special VGA input signal . GCOAST – Input signal from Image Processor , the signal enable the PB6100 support the Machintosh analog input format .
41 abnormal status , it will disable lamp ignition . POWERON – Output to power to enable the other power source into normal working situation . LAMPLIT – Input signal as an indicator that the Lamp is ON or OFF LED1, LED2 – Output to enable the LED ON or OFF .
42 Sensor BD: The Sensor BD provides the color wheel index si gnal to DMD BD. The CWINDEX shall indicate the beginning of the red light on the DMD device. The pha se of the display data on the DMD based on the CWINDEX signal. It can be configured to delay the CW INDEX for electronic alignment of the color wheel.
43 PB6100 Lamp on Sequence Signal V oltage Change Description POWERON Low Æ High 1. This signal should go from low to high after all the DC supplies are within spec. Then RESETZ can go high. 2. After the power key pressed 3 second continuously , the POWERON signal will activate.
44 5. Packing Description.
45.
46.
47.
48.
49.
50 6. Factory Menu 1. How to enter factory m enu: I. Hold pr ess " UP " button until the " Lamp hours info. " OSD display on bottom-right of scr een (Fig-1) (Fig-1) Lamp Hours Info II. Pr ess keypad <Power> and <Blank> key simultaneously again, then enter Factory menu.
51 2. Factory layer: I. DMD layer (Fig-3): (Fig-3) DMD layer 1. CW delay: Adjust color wheel delay . (Note this value before upgrade softwar e) 2. White peak: Adjust DMD white peak. In PC mode default value set 10 , in V ideo mode is 0 . Software auto set this value as source find.
52 II. ADC layer (Fig-4): (only available when input source is analog RGB) (Fig-4) ADC layer 1. ADC Brightness: ADC brightness auto calibration black. 2. ADC Contrast: ADC contrast auto calibration white. 3. ADC Offset RGB: value to tell you ca librate result.
53 1. PbPr: enter PbPr color control Layer . When Source is YPbPr (Never Change these setting) (Note these values Before Upgrade Softwar e) P b P r G O f f s e t : combine with user OSD brightness in .
54 1 1500 B :gain of color blue while color temp is 1 1500 3. PC 9300 and V ideo 9300: 9300K submenu . (Never Change these se tting) PC 9300 R :gain of color red while PC color temp is 9300 PC 9300 G .
55 5. Curtain Blue: unit display full color blue. V. Lamp layer (Fig-6): (Fig-6) Lamp layer 1. Interpolation: De-interlace Mode 2. Filter: system auto select Filter . 3. Lamp Hour: value to tell you lamp usage hours. 4. Usage Hour: value to tell you unit usage hours.
56 3. Blue value: adjust here to check DMD fail pixel. 4. Scaling: tell you what scaling mode is using now . 5. Pc/PbPr Mode: index of input tim ing 6.
57 7. Firmware upgrade procedure PB6100/PB6100 Download Pr ocedur e Hardware r equired 1. D-sub download cable (full ping D-SUB P/N : 50.J2402.201) 2. Download board ( P/N : 55.J1316.001 ) 3. PS2 Download cable from download BD to PC ( P/N : 50.J0510.
58 2. Record all Color T emperature values in factory page 3. 3. Power down the projector and turn the power switch of f after cooling. 4. Setup the download board as Fig. 3 5. Connect the D-Sub to PC input of Projector . PS2 Download cable to PC P/N : 50.
59 6. Run FlashUpgrader .exe and open the file pwSDK. inf. Y ou can browse to locate it. Select the correct COM port and use 1 15200 as the BAUD rate.(as Fig. 4) 7. Press the “Flash” button , and then turn on the power switch. (as Fig. 5) 8. Now the progress bar in the Fl ashUpgrader should be running.
60 Calibration pr ocedure 1. Use any video pattern generator to output XGA 60Hz PC timing with 32 grayscale pattern. Enter the factory OSD page 2 and execute ADC Brightness and ADC Contrast .(as Fig. 6) 2. Restore CW delay value and color temperature v alues.
61 8. RS232 Communication Protocol / Codes External Communication Pr otocol External communication protocol include two parts : A. setup connecting, B. send command. BenQ default Serial Port : Baud Rate: 19200 Parity: none Data bits: 8 S top bits: 1 Flow Control: none A.
62 a. 1 st Packet to T arget (BenQ PB6XXX) structure like as below (T able 1) Byte0 0xBE Byte1 0xEF Magic Number Byte2 0x01 Packet T ype Byte3 0x05 Packet size (Low) Byte4 0x00 Packet size (High) Byte.
63 e. Packet to T arget (Ben Q PB6XXX) structure (T able 3) Byte0 0xBE Byte1 0xEF Magic Number Byte2 0x01 Packet T ype Byte3 0x05 Packet size (Low) Byte4 0x00 Packet size (High) Byte5 0xA9 CRC (Low) P.
64 The Packet Header size is fixe d at seven by tes (Intel by te orderin g is used). T he followin g code fragm ents are take n from these source files The Packet Header definition is shown below: typ.
65 2. Packet Payload Definition Event Packet Type The Event packet is used by the host sy stem to send virtual events (suc h as Zoom, Source , Auto Ad just, etc.
66 13-16 Operatio n Val ue of min imum. The Minimum Value of the set for operation command. 17-20 Operatio n Val ue of max imum The Maximum Value of the set for operation command. 21-24 Operation Value of Increment The Increment Value of the set for operation command.
67 3. Send Command PC BenQ PB6XXX Figure 4 a. The structure of Command (EX. input select) send to T arget (BenQ PB6XXX) like as below (T able 7) Byte0 0xBE Byte1 0xEF Magic Number Byte2 0x02 Packet T .
68 C. Serial Communicati on Cable and Parameters For external serial communication from a com put er to BenQ projector, BenQ recomm ends manfactures use RS-232 communations over a straight through serial cable a 9 pin female D-sub9 connector. The standard D-sub9 connector on the computer is a male connector, and BenQ projector, too.
69 D. Softwar e Flow Chart Build serial communication port Baud rate: 19200 Parity: none Data bits: 8 S top bits: 1 T ransmit 1 st Packet (see T able 1 ) Delay 100ms T ransmit 2 nd Packet (see Ta b l .
70 Command List Event Packet T ype command: Command Packet Header (7 bytes) Packet Payload (6 bytes) Power BE EF 02 06 00 13 CE AA 00 00 00 00 00 Auto BE EF 02 06 00 F7 C8 8E 00 00 00 00 00 Input sele.
71 S-V ideo / Composite V ideo Picture Controls Command Packet Header (7 bytes) Packet Payload (25 byt es) Brightness + BE EF 03 19 00 E9 18 03 35 02 CC CC 00 00 00 00 CC x16 Brightness - BE EF 03 19 .
72 CC CC CC CC CC CC CC CC CC CC CC CC Mid-Left BE EF 03 19 00 EC 26 01 43 02 CC CC 01 00 00 00 03 00 00 00 CC CC CC CC CC CC CC CC CC CC CC CC Mid-Center BE EF 03 19 00 DE 64 01 43 02 CC CC 01 00 00 .
73 9. T rouble Shooting Guide Optical Engine No. Item T r ouble Shooting Guide 1 Brightness 1. Change lamp 2. Check overfill size: If overf ill too lar ge, re-install SL and AL to ensure correct position 2 Uniformity 1. If Uniformity is within 3% of spec: Change lamp 2.
74 Main board System no work No im age when graphi cs is t he curr ent i n put No im age when video is t he curr ent i nput Unable to downl oad Unable to sav e OSD s et t i n g Key p ad m alf uncti on Yes Yes Yes Yes Yes Yes Yes No No No No No No No No data 1.
75 DMD Driver Star t Powe r Volt age Yes No Yes DDP 1000 function No Yes . Peripheral Hard war e Yes No Image Color No Yes Image Q uality 1.chk CW spinning in cloclwise 2.chk CW tape position and width 3.chk cutrain displayed 220us after CW index 4.sequence color transition during CW spoke interval No Lamp On Yes No 1.
76 Smaller boards Keypad funct i on 1.chk U1 vol tage sour ce(5V) 2.chk U1 out put si gnal (al ways 5Vdc i n r egul ar t i m e,no pul se vol tag e) Yes Yes No No No Rear Fr ont I R funct i on FAN/ BD Fan co nt ro l : 1.c h k th e v oltag e o f Q F 1 (5 ,6,7 ,8) 2.
77 DC-DC BOARD Appendix: Abbr eviations PWR Power supply module M/B Main board F/C Front End Circuit D/B DMD Driver Circuit FPC FPC transmission board K/B Keypad board R/B Rear IR board CW Color wheel.
78 10. CUST OMER ACCEPT ANCE CRITERIA CONTENT 1.0 SCOPE 2.0 PURPOSE 3.0 APPLICATION 4.0 DEFINITION 5.0 CLASSIFICATION OF DEFECTS 6.0 CLASSIFICATION OF DEFECTIVES 7.0 INSPECTION STANDARD 8.0 GENERAL RULES 9.0 TEST CONDITIONS 10.0 TEST EQUIPMENTS PART Ⅰ INSPECTION CRITERIA 1.
79 1.0 SCOPE This document est ablishes the general workmanship st andards and functional accept ance criteria for PROJECT OR produced by BENQ. 2.0 PURPOSE The purpose of this publication is to define.
80 6.0 CLASSIFICATION OF DEFECTIVES A defective is a product which cont ains one or more defects. The defective will be classified into following classes: 6.1 Critical defective A critical defective c ontains one or more cr itical defects and may also contain major and/or minor defects.
81 8.0 GENERAL RULES 8.1 The inspection must be carried out by trained inspectors who have good knowledge about the product. 8.2 The inspection must be based upon the documents concerning the completely assembled and packed product. 8.3 When more defects appear with the sam e unit only the most serious defect have to be taken into account.
82 10.0 TEST EQUIPMENTS 10.1 Pentium w ith 32MB of system memory , 64M RAM and above are recommended. 10.2 Win98 or later Operation Environment 10.3 VGA or any Windows compatible display with a resolution of at least 640x480 pixels, and set to high color or tr ue color mode.
83 PART Ⅰ INSPECTION CRITERIA ■ Packing, marking and accessory △ Inner packing material broken. minor △ Carton damage d wit h hole ov er 1.5 cm in diameter . minor △ Carton crashed with dent over 5 cm in diameter. minor △ Printing of carton is illegible.
84 ■ Function △ Abnormal sound during pr oj ection(from 50 cm). minor ☆ LED won’t lig ht / No po wer / can't work. Major ☆ Other function test please refer to Note 2. ■ Safety defect class ☆ Any item which vi olates the approved safety standar d.
85 Diagram - A1 Definition of Projector's sides.
86 Attachment 2 Quality Specification of PB6100 Following item’s spec. will base on Engineering spec. I t e m S p e c R e m a r k s 1. Brightness Minimum 1 120 lumens m ajor 2 . U n i f o r m i t y M i n i m u m 5 0 % m a j o r 3. ANSI Contrast Ratio 150:1 major 4.
87 18 . Color T emprature 1.8.1 White . 298±.040 .318±.040 1.8.2 Red .627±.040 .369±.040 1.8.3 Green . 333±.040 .559±.040 1.8.4 Blue . 137±.040 .061±.040 19. Focus 1.9.1 for PROT lens 1.Pattern: 区 pattern 2.Observation:2m to screen(wide only) 3.
88 DMD Image S pecification 1. SCOPE This document specifies the image quality requirements applicable to the XGA RGBW Palmtop Configuration F Co mponent Kit. The Component Ki t provides the XGA RGBW Palmtop Projector with Digital Imaging functionality based on Digital Micromirror Device (DMD) technology .
89 2.9 Border Artifacts All variations of these arti facts are acceptable under this image quality specification. Border artifacts are a general category of image artifacts that may show up on screen in the area outside of the active arra y . Border artifacts include: Exposed Bond Wires , Exposed Metal 2 , and Reflective Edge.
90 3. ACCEPT ANCE REQUIREMENTS 3.1 Conditions of Acceptance All DMD image quality defects must be determ ined under the folloeing projected image test conditions : a. Projector degamma shall be linear . b. Projector error dif fusion shall be “of f “.
91 Projected Image Any screen 1. No adjacent pixels. 2. No bright pixels ( Active Area ) 3. <= 1 bright pixel ( SOM ) 4. ≤ 4 dark pixels 5. ≤ 6 minor blemishes. 6. No DMD window apert ure shadowing on the Active Area 7. No unstable pixels in Active Area Notes : 1.
92 Optical Measurement 1.Scope: This document describes critical optical related test definitions and Instructions for dat a or video projectors. The other general terminologi es are specified in ANSI IT7.
93 L11 L13 L12 L10 L1 L2 L4 L7 L5 L8 L9 L3 L6 Note: L10, L1 1, L12, L13 are located at 10% of the distance from corner itself to L5 A2. BRIGHTNESS UNIFORMITY Brightness Uniformity = Minimum (L10,L1 1,L12,L13)/ Average (L1,L2, L3,L4,L5,L6,L7,L8,L9) A3.
94 A8. IMAGE DIST ORTION Keystone = (W2-W1)/ (W1+W2) x 100% V ertical TV dist = (H1+H2-2xH3)/2H2 x100% Horizontal TV dist = (W1+W2 -2xW3)/2 W1 x100% W1: image width at image bottom W2: image width at image top W3: image width at the half image height.
95 A15. ANSI COLOR UNIFORMITY ANSI Color Uniformity: △ u’v’= [(u’1-u’0)^2+(v’1-v’0)^2]^1/2 (u’0,v’0): the average color of L1~L13 (u’1,v’1): the spot with maximum deviation from (u’0,v’0) A16.
.
5 5 4 4 3 3 2 2 1 1 D D C C B B A A GN D FAN1_E F AN1_E FAN2_B F AN2_B V12 V12 V DD_F VDD_F SDA SDA SCL SCL GN D GND Title Size Document Nu mber R e v . Da te: Sheet of Project Code Reviewed By Approved By Prepared By Model Name PCB P/N PCB Rev. Benq Corporation OEM/ODM Model Name 99.
5 5 4 4 3 3 2 2 1 1 D D C C B B A A FAN2_B FAN1_E W 18 Vcc IN therm FAN1_E FAN2_B VDD_F GND SCL SDA V12 VDD VDD VDD V12 2V5 380Vdc 380Vdc V12 VDD VDD V12 2V5 5V 5V VDD LAMP -SYNC LAMP-RXD LAMPLIT FAN_P FAN_P LAMPLIT LAMP -SYNC LAMP-RXD Title Size Document Nu mber R e v .
5 5 4 4 3 3 2 2 1 1 D D C C B B A A SCL SDA FAN1_E FAN2_B V12 GND SCL SDA VDD_F VDD_F V12 VDD_F VDD_F V12 VDD_F VDD_F V12 VDD_F VDD_F FAN1_B FANSPIN4 32.768KHZ FAN1_P FANSPIN1 SCL SDA 32.768KHZ FANSPIN2 FAN1_E FAN1_B FANSPIN1 FAN1_P FAN4_P FANSPIN4 FAN4_P FAN2_P FANSPIN2 32.
5 5 4 4 3 3 2 2 1 1 D D C C B B A A GN D DD[63:0] MBRST[1 5:0] P3P3V V CC2 D MDSER DCLK_L LO ADB_LZ SACCLK SACBUS SCTRL_L TRC_L Title Si z e Document Numb er Rev. Date: She et of Project Code Reviewed By Approved By Prep ared By Model Name PCB P/N PCB Rev.
5 5 4 4 3 3 2 2 1 1 D D C C B B A A MBRST[15:0] DCLK_L BI NSEL0 SACCLK MBRST11 MBRST9 MBRST1 MBRST3 MBRST13 MBRST7 MBRST5 MBRST15 MBRST14 MBRST12 MBRST10 MBRST8 MBRST6 MBRST4 MBRST2 MBRST0 D D48 D D24.
5 5 4 4 3 3 2 2 1 1 D D C C B B A A SACCLK LO ADB_LZ DCLK_L TRC_L SCTRL_L SACBUS RE AD_OUT2 D MDSER READ _OUT MBRST[1 5:0] MBRST14 MBRST0 MBRST9 MBRST12 MBRST3 MBRST15 MBRST6 MBRST2 MBRST1 MBRST11 MBR.
A A B B C C D D E E 4 4 3 3 2 2 1 1 LAMPEN VD D_D 3.3V_D V12_D LAMPEN 2V5_D DCLK DCLK DGE [7:0] DGE [7:0] RESETZ DBE [7:0] DBE [7:0] DVS DVS LAMPLITZ DH S DH S VD D DE N DE N LAMPLITZ POWERON POWER ON 3.3V 3.3V SCL 2V5_D SDA DRE[7:0] D RE[7:0] SCL0 3.
A A B B C C D D E E 4 4 3 3 2 2 1 1 SCL POWERON GGE[7:0] GGE[7:0] CS0n CS0n A0 ROMWEn DVS ECO-MODE BHENn RESET A[19:1] DE N GVS GVS DCKEXT GRE [7:0] GRE[7:0] SDA DGE [7:0] DBE [7:0] RESETZ DCLK GCOAST.
5 5 4 4 3 3 2 2 1 1 D D C C B B A A RQ[0:7] DQB [0:8] DQA [0:8] PCLKM SCLKN SCK SIO CM D CFM CFMN VR EF-RDRAM CTM REFCLK CTMN POWERON POWER ON DVS DVS 3.
A A B B C C D D E E 4 4 3 3 2 2 1 1 LAMPLIT RESETZ LAMPEN LAMPLITZ Q4_C SCL_F SCL SDA LAMP-SYNC SCL_F FAN_P SDA_F SDA_F LMAPLIT 3.3V 3.3V_D RESETZ LAMPEN SDA SCL LAMPLITZ GND VDD 2V5_D ECO-MODE VDD_D FAN_P V12_D 3.
A A B B C C D D E E 4 4 3 3 2 2 1 1 SCL0 SDA0 SCL SAD SCL SDA 3.3V_D SDA0 SDA SCL SCL0 GND 3.3V_D Title S iz e Docu ment Number R e v . Date: S he et of Project Code Revi ewed By Approved By Prepared By Model Name PCB P/N PCB Rev. Benq Corporation OEM/ODM Model Name 48.
A A B B C C D D E E 4 4 3 3 2 2 1 1 RAIN_C GAIN_C BAIN_C HSYNC DDC5V_2 BIN_2 RED_GND LUMA CHROMA CVBS RIN_2 GIN_2 PC_5 VIN_2 PC-RXD PC-TXD BLUE_GND GREEN_GND RXD TXD BAIN_C RAIN_C GAIN_C VSYNC_C CONTROL VDD 3.3V HSYNC CVBS LUMA CHROMA GND VDD VDD 3.3V 3.
A A B B C C D D E E 4 4 3 3 2 2 1 1 RLUM LUMA VY 0 VY 1 XRI VY 2 ITRI VY 3 AI11 VY 4 SCL AI1D VY 5 VY 6 VY 7 VVS VHS AI2D VPEN AI3D X TAL SDA V33 VY[7:0] VCLK_A LLC2 V FILD LLC1 VUV7 VUV6 LLC1 LLC2 VU.
A A B B C C D D E E 4 4 3 3 2 2 1 1 GBE2 GGE3 AVDD_AD ADRE1 GBIN AVDD_AD GRE2 GVS ADGE1 GBIN_A GBE6 GBE7 GRE7 ADRE2 ADSOG GRIN ADBE5 ADGE0 GGE[7:0] SDA GBE5 ADRE7 ADGE5 AVDD_AD GRE4 ADRE4 ADBE3 V33 GB.
A A B B C C D D E E 4 4 3 3 2 2 1 1 D[0:15] ROMOEn ROMWEn ROMOEn ROMWPn ROMWEn VPP VPPEN VP1 3.3V VP3 VP2 VPPON A5 A4 A14 A10 A5 A6 A15 A3 A4 A11 A2 A19 A12 A16 A9 A9 A8 A7 A13 A1 A14 A2 A17 A15 A16 A.
A A B B C C D D E E 4 4 3 3 2 2 1 1 VUV7 VUV2 VY 6 VY 5 VY 1 VUV6 VUV1 VUV5 VUV0 VY 0 VUV4 VY 4 VY 7 VUV3 VY 3 VY 2 GBE5 GGE1 GGE6 GBE1 GBE3 GGE4 GBE0 GRE1 GRE5 GGE0 GRE0 GGE3 GRE6 GGE2 GBE6 GRE7 GBE2.
A A B B C C D D E E 4 4 3 3 2 2 1 1 DCKEXT U24_X1 U24_X2 RMCK MC KEXT U25_X1 POWERON U25_X2 RDCK POWERO N DCKEXT MCKEXT 3.3V GND KEYSTONE VDD SDA SCL 3.3V 3.3V 3.3V 3.3V 3.3V VDD VDD 3.3V VDD 3.3V KEYSTON_A KEYSTON_A Title S iz e Docu ment Number R e v .
A A B B C C D D E E 4 4 3 3 2 2 1 1 CS0n D2 D4 D7 D5 D3 D0 D0 D1 D3 D5 D7 D4 D6 D2 D1 D[ 0:7] D6 D[ 0:7] IRRCVR IRRCVR1 IROUT IRV CC LED5 LED4 LED0 LED3 LED2 LED1 KEY8 KEY[7:0] LED3 LED2 LED1 LED0 LED4 KEY4 KEY7 KEY0 KEY4 KEY1 KEY6 KEY3 KEY2 KEY0 KEY6 KEY5 KEY7 KEY5 KEY3 KEY2 KEY1 LED5 IRRCVR2 IRV CC IROUT D[0:7] CS0n 3.
A A B B C C D D E E 4 4 3 3 2 2 1 1 CRYSTALEN PLL-VCCA SR16OEZ SR16 STROBE SR16ADDR2 SR16ADDR3 SR16M ODE1 SR16ADDR1 SR16ADDR0 SR1 6SEL0 SR1 6SEL1 FSD16 CWINDEX C WTACH CKMTR1 COSC SR16M ODE0 EXT-ARSTZ.
A A B B C C D D E E 4 4 3 3 2 2 1 1 LAMPLITZ LAMPEN RQ7 RQ6 RQ4 RQ5 RQ1 RQ2 RQ3 DQA6 DQA7 RQ0 DQA8 DQA2 DQA4 DQA5 DQA3 DQB8 DQA1 DQB5 DQB6 DQB4 DQB2 DQB3 DQB1 DQB0 DQA0 RQ[0:7] DQA [0:8] DQB [0:8] SCK.
A A B B C C D D E E 4 4 3 3 2 2 1 1 2.5VREF SENSER_A CWINDEX CK100M MOSC CWIN DEXA CWIN DEXA CWSENSOR OPDIODE COSC CK60M 3P3V 3P3V 3P3V 3.3V_D VDD_D CWINDEX MOSC GND COSC VDD_D VDD_D 3.3V_D 3.3V_D 3.3V_D CWIN DEXA CWIN DEXA Title S iz e Docu ment Number R e v .
A A B B C C D D E E 4 4 3 3 2 2 1 1 SCK DQA2 DQA6 DQA7 DQA5 DQB2 DQB1 DQB8 DQB5 DQB6 CTMN CFM U7-C75 U15-20 U15-18 CTM U15-C76 MULT1 MULT0 CTM CTMN SIO0 SIO1 CM D CFMN RQ7 RQ6 RQ0 RQ3 DQB1 RQ2 RQ1 RQ4.
A A B B C C D D E E 4 4 3 3 2 2 1 1 DGE7 DGE6 DGE3 DGE4 DGE5 DGE0 DGE2 DGE1 DRE4 DRE7 DRE6 DRE5 DRE0 DRE3 DRE2 DRE1 DBE7 DBE6 ADCLK-L ASCT RL-L ALOADB-LZ ASACBUS DBE4 DBE1 DBE2 ATRC-L ASACCLK DBE3 DBE.
A A B B C C D D E E 4 4 3 3 2 2 1 1 MBRST8 MBRST7 MBRST6 MBRST5 MBRST4 MBRST3 MBRST2 MBRST1 MBRST0 MBRST11 MBRST10 MBRST9 MBRST15 MBRST14 MBRST12 MBRST13 V5REG VRST VRST_SWL VBIAS_SWL VBIAS_LHI VBIAS P12V_FLT MBRST[0:15] 3.
A A B B C C D D E E 4 4 3 3 2 2 1 1 OUTB OUTA ALVDD BRAKE MTRSELZ MTRCLK MTR DATA CD 2 CWD CD 1 CRES CST EXT-ARSTZ MFILT1 OUTC CWCTR CWY3 ALVDD CWCTR MFILT CWY2 CWY1 CWTACH GND V12_D CKMTR1 EXT-ARSTZ MTRSELZ MTRCLK MTR DATA VDD_D CWTACH V12_D VDD_D ALVDD VD D_D Title S iz e Docu ment Number R e v .
A A B B C C D D E E 4 4 3 3 2 2 1 1 DD54 DCLK-L DD46 DD52 SACCLK SCTRL-L TRC-L SACBUS LOADB-LZ DD44 DMDSER DD56 DD58 DD48 DD50 DD63 DD61 DD60 DD57 BINSEL0 DD62 DD53 DD59 DD55 DD49 DD51 DD32 DD42 DD38 .
デバイスBenQ PB6200の購入後に(又は購入する前であっても)重要なポイントは、説明書をよく読むことです。その単純な理由はいくつかあります:
BenQ PB6200をまだ購入していないなら、この製品の基本情報を理解する良い機会です。まずは上にある説明書の最初のページをご覧ください。そこにはBenQ PB6200の技術情報の概要が記載されているはずです。デバイスがあなたのニーズを満たすかどうかは、ここで確認しましょう。BenQ PB6200の取扱説明書の次のページをよく読むことにより、製品の全機能やその取り扱いに関する情報を知ることができます。BenQ PB6200で得られた情報は、きっとあなたの購入の決断を手助けしてくれることでしょう。
BenQ PB6200を既にお持ちだが、まだ読んでいない場合は、上記の理由によりそれを行うべきです。そうすることにより機能を適切に使用しているか、又はBenQ PB6200の不適切な取り扱いによりその寿命を短くする危険を犯していないかどうかを知ることができます。
ですが、ユーザガイドが果たす重要な役割の一つは、BenQ PB6200に関する問題の解決を支援することです。そこにはほとんどの場合、トラブルシューティング、すなわちBenQ PB6200デバイスで最もよく起こりうる故障・不良とそれらの対処法についてのアドバイスを見つけることができるはずです。たとえ問題を解決できなかった場合でも、説明書にはカスタマー・サービスセンター又は最寄りのサービスセンターへの問い合わせ先等、次の対処法についての指示があるはずです。