EpsonメーカーS1D13708の使用説明書/サービス説明書
ページ先へ移動 of 574
S1D13708 Embedded Memor y LCD Controller S1D13708 TECHNICAL MANU AL Docu ment Numb er: X39 A-Q -001 -01 Copyright © 2001 Epson Research and De v elopment, Inc.
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 TECHNICAL MANUAL X39A-Q-001-01 Issue Date: 01/10/09 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center TECHNICAL MANUAL S1D13708 Issue Date: 01/10/09 X39A-Q-001-01 COMPREHENSIV E SUPPOR T T OOLS EPSON provi des the desig ner and manufacturer a comp lete set of resour ces and tool s for the dev elopment of LCD Graphi cs Syste ms.
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 TECHNICAL MANUAL X39A-Q-001-01 Issue Date: 01/10/09 THIS P A GE LEFT BLANK.
X39A-C -001-01 1 GRAP HIC S S1D13708 ENERG Y SA VING EPSON S1D13708 Embed d ed Memory LC D Control ler July 20 0 1 The S1D13708 is a color/monochrome LCD graphics contr ol ler with an embedded memory / displ ay buffer.
X39A-C -001-01 2 GRAP HIC S S1D13708 ■ DESCRIPTION Memor y Interface • Embedde d 80K byte SRAM dis play buffer. CPU Interface • ‘Fixed’ low -lat ency C PU acces s times . • Direct suppo rt for: Hitachi SH-4 / SH-3. Motoro la M6 8x xx (DragonBall, ColdFire,REDCAP2) .
S1D13708 Embedded Memor y LCD Controller Har dware Functional Specification Docume nt Number: X 39A- A -0 01-02 Copyright © 2001, 2002 Epson Research and De velopment, Inc. All Rights Reser ved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.6 Motorola MC68K #2 Int erface Timin g (e.g. MC68030) . . . . . . . . . . . . . . . 54 6.2.7 Motorola REDCAP2 Interf ace Timing .
Epson Research and Development Page 5 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 8.3.1 Read-Only Confi guratio n Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 1 21 8.3.2 Clock Confi guratio n Registers .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 16 Embedded Crystal Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210 16.1 Oscillator Circuit .
Epson Research and Development Page 7 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 List of T ables Table 4-1: PFBGA 120-pin Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Table 6-25: TFT A.C. Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 Table 6-26: 160x160 Sh arp ‘Dire ct’ HR-TFT Horizonta l Timing .
Epson Research and Development Page 9 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Table 8-19: PWMOUT Duty Cycle Select Opti ons . . . . . . . . . . . . . . . . . . . . . . . . . . . 153 Table 8-20: Exten ded Panel Typ e Selection .
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 THIS P A GE LEFT BLANK.
Epson Research and Development Page 11 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 List of Figures Figure 3-1 Typical Syste m Diagram (Generic #1 Bus) . . . . . . . . . . . . . . . . . . . . .
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Figure 6 -27 Single Color 16-Bit Panel Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 2 Figure 6 -28 Single Color 16-Bit Panel A.
Epson Research and Development Page 13 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 14-1 Memory Mapping fo r Ink Layer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 87 Figure 14-2 Transparent Co lor Example .
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 THIS P A GE LEFT BLANK.
Epson Research and Development Page 15 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1 Introduction 1.1 Scope This is th e Hardware Functiona l Specifica tion for the S1D13708 Embedded Memory LCD Controlle r.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 2 Features 2.1 I ntegrated Fr ame Buff er • Embedded 80K byt e SRAM display b uffer. 2.2 CPU Interface • Direct su pport o f the fol lowing interfa ces: Generic MPU bus i nterf ace using WAIT# signa l.
Epson Research and Development Page 17 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 2.4 Displa y Modes • 1/2/4/8/16 bit-per -pixe l (bpp) co lor de pths.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 2.7 O perating V oltage • CORE V DD 1.62 to 1.98 volts. •I O V DD 3.0 to 3.6 volts . 2.8 Miscella neous • Hardware/So ftware Video I nvert.
Epson Research and Development Page 19 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 3 T ypical System Implementation Diagra ms .
Page 20 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 . Figure 3- 3 Typical System Diagr am (Hitachi SH-4 Bus) .
Epson Research and Development Page 21 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 . Figure 3-4 Typical System Dia gram (Hit achi SH -3 Bus).
Page 22 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 . Figure 3-5 Typi cal Syste m Diagram (M C68K # 1, Motor .
Epson Research and Development Page 23 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 . Figure 3-6 Typical Sy stem Dia gram (MC68K #2, Motorol .
Page 24 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 . Figure 3- 7 Typical System Di agram (Motor ola REDCAP2 .
Epson Research and Development Page 25 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 . Figure 3- 8 Typical System Di agram (Motor ola MC68EZ32.
Page 26 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Figure 3- 10 Typical Syste m Diagram ( Indirect Inte rfac.
Epson Research and Development Page 27 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 4 Pins 4.
Page 28 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 4.2 Pinout Diagram - Die Form Table 4-2: S1D13708 Pad Lay.
Epson Research and Development Page 29 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 4.3 Pin Descriptions Key: 4.
Page 30 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 DB[15:0] IO C3,D1, D2,D3, D4,E1, E2,E3, H5,H6, J5,J6 , K6,L5, L6,L7 PBCC8 IOVDD Hi-Z Input data from the s ystem da ta bus .
Epson Research and Development Page 31 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 WE1# I B2 PIC IOVDD 1 This in put pin has mul tiple f unctio ns. • For Generic # 1, this pin inpu ts the write enab le signal f or th e upper d ata byt e ( WE1 #).
Page 32 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 RD/WR# I B3 PIC IOVDD 1 This inpu t pin h as multi ple fu nction s. • For Ge neric # 1, thi s p in in pu ts th e rea d comm an d f or the upper data b yte ( RD1#).
Epson Research and Development Page 33 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 WAIT# O L8 PBCC8 C IOVDD Hi-Z During a d ata tran sfer, th is output pin is drive n active to force th e system to insert wait st ates.
Page 34 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 4.3.2 LCD Interface Table 4-4: LCD Inte rface Pin Descri .
Epson Research and Development Page 35 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 GPIO0 IO H10 PBCC8 IOVDD 0 This pi n has multi ple fun ctions.
Page 36 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 GPIO5 IO L10 PBCC8 IOVDD 0 This pin has m ultip le functio ns.
Epson Research and Development Page 37 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 4.3.3 Clock Input 4.
Page 38 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 4.4 Summary of Configuration Options Table 4-8: Summary o.
Epson Research and Development Page 39 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 4.5 Hos t Bus Interface Pin Mapping Not e 1 A0 f or the se b usses is no t use d in te rna lly by th e S1 D 1370 8.
Page 40 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 4.6 LCD Interface Pin Mapping Not e 1 GPIO pins mus t be confi gured as ou tputs (CNF3 = 0 at RESET#) whe n TFT-Type 2, TFT-Type 3, HR- TFT or D-TFD pane ls are selecte d.
Epson Research and Development Page 41 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 5 D .C. Characteristics Not e When applyi ng Supply Vol tages to t he S1D137 08, Core V DD must be applie d to th e chip bef ore, or simultane ously with IO V DD , or damage to the ch ip may resul t.
Page 42 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6 A.C. Characteristics Conditio ns: CORE V DD = 1.
Epson Research and Development Page 43 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Not e Maximum inter nal requi rements f or clocks derived f rom CLKI must be consid ered when dete rminin g the fr equenc y of CLKI.
Page 44 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2 CPU Interface Timing The foll owing sec tion inc ludes CPU inter face AC Ti ming. Thes e timings are based on I O V DD = 3.
Epson Research and Development Page 45 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. t11 is the de lay from when da ta is pla ced on the bus unti l the da ta is lat ched into the write buffer.
Page 46 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.2 Generic #2 Inter face Ti ming Figure 6- 3 Generi c .
Epson Research and Development Page 47 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. t11 is the de lay from when da ta is pla ced on the bus unti l the da ta is lat ched into the write buffer.
Page 48 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.3 Hitachi SH-4 Interface Ti ming Figure 6 -4 Hita chi.
Epson Research and Development Page 49 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. t15 is the de lay from when da ta is pla ced on the bus unti l the da ta is lat ched into the write buffer.
Page 50 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.4 Hitachi SH-3 Interface Ti ming Figure 6 -5 Hita chi.
Epson Research and Development Page 51 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. t14 is the de lay from when da ta is pla ced on the bus unti l the da ta is lat ched into the write buffer.
Page 52 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.5 Motor ola MC68 K #1 Interf ace Timing ( e.
Epson Research and Development Page 53 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. t17 is the de lay from when da ta is pla ced on the bus unti l the da ta is lat ched into the write buffer.
Page 54 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.6 Motor ola MC68 K #2 Interf ace Timing ( e.
Epson Research and Development Page 55 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. t17 is the de lay from when da ta is pla ced on the bus unti l the da ta is lat ched into the write buffer.
Page 56 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.7 Motor ola RED CAP2 In terfac e Timi ng Figure 6- 8 Motoro la REDCAP2 In terfa ce Timing T CLK t3 t6 t10 t12 t13 t8 t9 t14 t11 t7 t5 t4 Note: CSn# may be any of CS0# - CS4#.
Epson Research and Development Page 57 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. t8 is the delay from when data i s placed on the bus until the data is l atched i nto the wri te buffer.
Page 58 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.8 Motorola Dra gonB all Interface Timi ng with DT A C K (e.
Epson Research and Development Page 59 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. t12 is the de lay from when da ta is pla ced on the bus unti l the da ta is lat ched into the write buffer.
Page 60 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.9 Motorola Dra gonB all Interface Timi ng w/o DT A CK (e .
Epson Research and Development Page 61 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. t12 is the de lay from when da ta is pla ced on the bus unti l the da ta is lat ched into the write buffer.
Page 62 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.10 Indirect Int e rface Timing (Mode 68) Figure 6-1 1.
Epson Research and Development Page 63 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Not e Max freque ncy (f BUSCLK ) when us ing cr ystal osc illator is 12MHz.
Page 64 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.2.11 Indirect Int e rface Timing (Mode 80) Figure 6-1 2.
Epson Research and Development Page 65 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Not e Max freque ncy (f BUSCLK ) when us ing cr ystal osc illator is 12MHz.
Page 66 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.3 LCD P o wer Sequenci ng 6.3.1 P assive/TFT P ower - On Sequence Figure 6-1 3 Passiv e/TFT Power-On Sequenc e Timing 1.
Epson Research and Development Page 67 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 6.3.2 P as si ve/ TFT P ow er -Off Sequence Figure 6-1 4 Passiv e/TFT Power- Off Sequ ence Timing 1.
Page 68 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4 Di spla y Inter face The timin g parameter s requ ired to d rive a fl at pan el displa y are s hown below.
Epson Research and Development Page 69 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. For passive p anels , the HDP mu st be a minimum of 32 pix els a nd must be increa sed by multipl es of 16.
Page 70 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.1 Generic STN P anel Timing Figure 6-1 6 Generi c STN.
Epson Research and Development Page 71 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 VT = V ertica l Total = [( REG[19h] b its 1-0 , REG[18h] .
Page 72 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.2 Single Monochr ome 4-Bit P anel Timing Figure 6- 17.
Epson Research and Development Page 73 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 6- 18 Single Mono ch r ome 4-Bit P anel A.C. Timing 1. Ts = pixe l clock p eriod 2. t1 mi n = HPS + t4 min 3.
Page 74 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.3 Single Monochr ome 8-Bit P anel Timing Figure 6- 19.
Epson Research and Development Page 75 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 6- 20 Single Mono ch r ome 8-Bit P anel A.C. Timing 1. Ts = pixe l clock p eriod 2. t1 mi n = HPS + t4 min 3.
Page 76 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.4 Single Color 4-Bit P anel Timing Figure 6-2 1 Singl.
Epson Research and Development Page 77 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 6 -22 Single Color 4-Bi t P anel A.C. Timin g 1. Ts = pixe l clock p eriod 2. t1 mi n = HPS + t4 min 3.
Page 78 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.5 Single Color 8-Bit P anel Timing (Format 1) Figure .
Epson Research and Development Page 79 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 6- 24 Single Co lor 8- Bit P anel A.C. Timing (For mat 1) 1. Ts = pixe l clock p eriod 2. t1 mi n = HPS + t4 min 3.
Page 80 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.6 Single Color 8-Bit P anel Timing (Format 2) Figure .
Epson Research and Development Page 81 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 6- 26 Single Co lor 8- Bit P anel A.C. Timing (For mat 2) 1. Ts = pixe l clock p eriod 2. t1 mi n = HPS + t4 min 3.
Page 82 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.7 Single Color 16-Bit P anel Timing Figure 6-27 Si ng.
Epson Research and Development Page 83 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 6- 28 Single Col or 16-Bit Panel A .C. Timing 1. Ts = pixe l clock p eriod 2. t1 mi n = HPS + t4 min 3.
Page 84 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.8 Generic TFT P anel Timing Figure 6-2 9 Generi c TFT.
Epson Research and Development Page 85 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 6.4.9 9/12/18-Bit TFT P anel Timing Figure 6- 30 18-Bit T.
Page 86 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Figure 6 -31 TFT A.
Epson Research and Development Page 87 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. Ts = pixel cl ock pe riod 2. t6m in = HDPS - HPS if negati ve add HT 3. t8m in = HPS - (HDP + HDPS) if neg ati ve add HT Table 6-25: TFT A.
Page 88 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.10 160x160 Sharp ‘Direct’ HR-TFT P ane l Timing (e .
Epson Research and Development Page 89 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. Ts = pixel cl ock pe riod 2. t1typ = ( REG[23 h] bits 1-0, REG[2 2h] bits 7-0 ) + 1 3. t2typ = ((REG[12h] bits 6-0) + 1) x 8 4.
Page 90 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Figure 6- 33 160x16 0 Sharp ‘D irect’ HR- TFT Panel V.
Epson Research and Development Page 91 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. Ts = pixel cl ock pe riod Table 6-2 7: 160x1 60 Sharp .
Page 92 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.11 320x240 Sharp ‘Direct’ HR-TFT P ane l Timing (e .
Epson Research and Development Page 93 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. Ts = pixel cl ock pe riod 2. t1typ = ( REG[23 h] bits 1-0, REG [2 2h] bits 7-0) + 1 3. t2typ = ((REG[12h] bits 6-0) + 1) x 8 4.
Page 94 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.12 160x 240 Epson D-TFD P a nel Timing (e.
Epson Research and Development Page 95 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. Ts = pixel cl ock pe riod Table 6-30 : 160x24 0 Epson .
Page 96 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Figure 6-37 160x 240 Epson D-TFD Pa nel GCP Hori zontal Ti ming 1.
Epson Research and Development Page 97 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 6- 38 160x2 40 Epson D-TFD Pane l Vert ical Timi ng 1.
Page 98 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.13 320x 240 Epson D-TFD P a nel Timing (e.
Epson Research and Development Page 99 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. Ts = pixel cl ock pe riod Table 6-33 : 320x24 0 Epson .
Page 100 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Figure 6-40 320x 240 Epson D-TFD Pa nel GCP Hori zontal Ti ming 1.
Epson Research and Development Page 101 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 6- 41 320x2 40 Epson D-TFD Pane l Vert ical Timi ng 1.
Page 102 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6.4.14 TFT T ype 2 P anel Timing Figure 6- 42 TFT Type 2.
Epson Research and Development Page 103 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. Ts = pixel cl ock pe riod 2. t1typ = (REG[12h] bits 6- 0) +1) x 8 3. t3typ = Selected from 7, 9, 12 or 16 Ts i n REG[D0h ] bits 1-0 4.
Page 104 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Figure 6- 43 TFT Type 2 Vert ical T iming 1. Ts = pi xel cl ock p eriod 2. t1typ = (REG[1 9h] bits 1 -0, REG [18h] bits 7-0) +1 3.
Epson Research and Development Page 105 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 6.4.15 TFT T ype 3 P anel Timing Figure 6-4 4 TFT Type 3.
Page 106 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 1. Ts = pi xel cl ock p eriod 2. t1typ = ((REG [12h] bits 6-0) + 1 ) x 8 3. t2typ = (RE G[20h] bi ts 6-0) + 1 4.
Epson Research and Development Page 107 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Figure 6-4 5 TFT Type 3 Vertical Ti ming FPFRAME GPIO0 G.
Page 108 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 1. Ts = pi xel cl ock p eriod 2. t4typ = (REG[1 Fh] bits 1-0, REG[1Eh ] bits 7- 0) 3. t5typ = (RE G[1Dh] bits 1 -0, REG[ 1Ch] bit s 7-0 ) + 1 4.
Epson Research and Development Page 109 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 6.4.16 TFT T ype 4 P anel Timing Figure 6- 46 TFT Type 4.
Page 110 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Figure 6- 47 TFT Type 4 A.
Epson Research and Development Page 111 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 1. Ts = pixel cl ock pe riod 2. t1typ = (REG[19 h] bits 1-0, REG[1 8h] bits 7-0) +1 3. t2typ = (REG [24h] bits 2-0) + 1 4.
Page 112 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 7 Cloc ks 7.1 Cloc k Descriptions 7.1. 1 BCLK BCLK is an inte rna l cl ock deri ved fr om CLKI o r XTAL. CLKI i s t ypi ca ll y prov ided f r om the host CPU bus clock.
Epson Research and Development Page 113 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 7.1.3 PCLK PCLK is the i ntern al clo ck used to contro l the LCD panel. PCLK s hould be c hosen t o match the opti mum frame r ate of t he LCD panel.
Page 114 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 XTAL REG[CAh] bit 1 = 1 , REG[05 h] = 03 h XTAL ÷ 2 REG.
Epson Research and Development Page 115 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 There is a relati onship between the frequ ency of MCLK a nd PCLK that mus t be maintai ned. 7.1.4 PWMCLK PWMCLK is the int ernal cl ock used by the Pulse Widt h Modulat or for o utput t o th e panel.
Page 116 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 7.2 Cloc k Selectio n The foll owing di agram provi des a l ogical r epresent ation of the S1D137 08 inte rnal clocks.
Epson Research and Development Page 117 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 7.3 Clocks ver sus Functions Table 7-6: “S1D1 3708 Int ernal Clock Req uiremen ts”, lis ts the inter nal cl ocks r equir ed for the foll owing S1D13 708 func tions.
Page 118 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 8 Registers This sec tion disc usses how and where t o access the S1D137 08 regist ers. I t also pr ovides detail ed inf ormation a bout th e layout a nd usage of each r egister .
Epson Research and Development Page 119 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 8.2 Register Set The S1D1370 8 registe r set is as fol lows.
Page 120 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 General Purpose IO Pins Register s REG[A8h] General Purp.
Epson Research and Development Page 121 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 8.3 Register Descriptions Unless spe cifie d otherwis e, all regist er bit s are set to 0 du ring power -on.
Page 122 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 8.3.2 Cloc k Configuration Register s bits 5 -4 MC LK D ivide Sel ect Bi ts [1 :0 ] These bits de termine the di vid e used to generate th e Memory Clock (MCLK) from the Bus Clock (BCL K).
Epson Research and Development Page 123 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 1-0 P C LK S our ce Sel ect B its [1: 0] Thes e bi ts dete rmin e th e sour ce o f th e Pixel C loc k (PCL K).
Page 124 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 7- 2 LUT Red Write Data Bits [5 :0] This re gister conta ins the da ta to be writte n to the r ed compone nt of the Look-Up T able.
Epson Research and Development Page 125 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 7-2 LU T Gre en Re ad Da ta Bi ts [5 :0] This re gister conta ins t he dat a from t he gre en component of t he Look-Up T able.
Page 126 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 8.3. 4 P anel Conf i guration Registers bit 7 Panel Da ta For m at Se lect When this bi t = 0, 8 -bit sin gle color passi ve LCD panel data for mat 1 is se lecte d.
Epson Research and Development Page 127 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 1- 0 Panel T ype S ele ct B its [1:0] Thes e bi ts sele ct the pan el typ e. bits 5-0 M O D Ra te Bi ts [5 :0] These bit s are f or passi ve LCD pa nels only .
Page 128 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 6- 0 Horizontal Di splay Peri od Bit s [6:0] These bits speci fy the LCD pan el Hori zontal Di splay per iod, in 8 pixe l resolu tion.
Epson Research and Development Page 129 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 9- 0 V ertica l T ota l B its [9:0 ] Thes e bi ts spe cify th e L C D pan el V er tica l T otal p e riod , in 1 line reso luti on.
Page 130 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 9- 0 V ertical Di splay Pe riod Star t Positi on Bits [9:0] The se bit s spe c ify t he V ert ical Disp lay Pe rio d S tar t P os iti on f o r HR- TFT a nd D -TFD panels in 1 line resolut ion.
Epson Research and Development Page 131 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 9-0 FPLINE Pulse Sta rt Position Bits [9: 0] These bit s spec ify the s tart pos itio n of the horizont al syn c signal, in 1 pi xe l resolut ion.
Page 132 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 9- 0 FPFRAME Pulse Start P ositi on Bits [9 :0] The se b it s spe cif y t he s tart posit ion of th e vertic al sy n c sig n al, in 1 li ne re s olu tion.
Epson Research and Development Page 133 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 8.3.5 Displa y Mode Re giste rs bit 7 Disp lay B la nk When t his bi t = 0, t he L C D dis pla y p ipe lin e i s en ab led .
Page 134 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bit 5 Hardw are V ideo I n vert Enab le This bit a llo ws th e V ideo In ver t featur e to b e control led using the Gene ral Pu rpose IO pin GPIO0.
Epson Research and Development Page 135 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 2- 0 Bit-p er-pixel Sele ct Bits [2:0 ] These bit s sel ect the c olor d epth (b it-p er -pix el) for the di splay ed dat a for b oth the main windo w and the PIP + windo w (if a cti v e).
Page 136 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bit 6 Displ ay Da ta By te S wap The display pi pe fetches 32-bi ts of data from the displ ay buf fer .
Epson Research and Development Page 137 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 16-0 Main W indo w Displa y Start Add ress Bi ts [16:0 ] These bit s form the 17-bi t addr ess for t he start ing doub le-w ord of th e LCD image i n the displ ay buffer fo r th e m ain w ind ow .
Page 138 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 8.3.6 Picture-in-Pict ure Plus Re gister s bits 16- 0 PIP + W indo w Display Start Add ress Bits [16:0 ] These bits form t he 17-b it addres s for the star ting d ouble-wo rd of t he PIP + windo w .
Epson Research and Development Page 139 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 9-0 PIP + W indow X Start Positi on Bits [ 9:0] Thes e bi ts dete rmin e th e X sta rt po sit ion of the PIP + windo w in rel atio n to th e or igin of the panel.
Page 140 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 9 -0 PIP + W indow Y Sta rt P o siti on Bi ts [9 :0] These bit s determ ine the Y start positio n of the PIP + windo w in relati on to the orig in of the panel.
Epson Research and Development Page 141 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 9-0 PIP + W i ndow X En d Po siti on Bi ts [9 :0] These bit s dete rmin e the X end p osi tion of the PIP + windo w in relati on to th e orig in of the panel.
Page 142 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 9 -0 PIP + W indo w Y End Position Bi ts [9 :0] These bits deter mine the Y en d pos ition of the PI P + wind ow in rela tio n to th e orig in of the panel.
Epson Research and Development Page 143 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 8.3.7 Miscellaneous R egis ter s bit 7 V erti cal N on- D isp la y Pe riod S tat us This is a read- only sta tus bit.
Page 144 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bit 7 Reser ved. This bit mus t be set to 0. bit 0 Reser ved. This bit mus t be set to 0. bit 7 Reser ved. This bit mus t be set to 0.
Epson Research and Development Page 145 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 8.3.8 General IO Pins Register s Not e If CNF3 = 0 at RESET#, then all GPIO pin s are conf igu re d as out put s onl y and thi s re g- ister has no effect .
Page 146 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bit 7 GPIO Pin I nput Enable This bit i s used to enable the input functio n of the GPIO pins.
Epson Research and Development Page 147 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bit 4 GPIO4 Pin IO S tatus When GPIO4 is not used as a LCD signal an d GPIO4 is conf igured as an outp ut, writin g a 1 to thi s bit dri ves GPIO4 h igh and writing a 0 to this bit dr i ve s GPIO4 lo w .
Page 148 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bit 1 GPIO 1 Pi n IO S ta tus When GPIO1 is not use d as.
Epson Research and Development Page 149 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bit 7 GPO0 Control This bit contr ols the Ge neral Purp ose Outp ut 0 pi n. Writin g a 0 to thi s b it dr iv es GP O 0 to low .
Page 150 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 8.3.9 Pulse Width Modulat io n (PWM) Clock and Contrast V oltag e (CV) Pulse Configuration Registers Figure 8- 2 PWM Clock/ CV Pulse Block Diagram Not e For furth er infor mation on PWMCLK, see Sect ion 7.
Epson Research and Development Page 151 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bit 3 and b it 0 CV Pulse Fo rce Hig h (bit 3) and CV Puls e Enabl e (bit 0) Thes e bi ts con tr ol th e CVOUT pin a nd CV Puls e ci rcuitr y as foll ows.
Page 152 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 7- 4 PW M Clock Di vide Select Bits [3:0] The value of thes e bits repre sents the powe r of 2 by which the sele cted PWM clock source is divide d.
Epson Research and Development Page 153 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bit 0 PWMCLK Source Sele ct When thi s bit = 0 , the cloc k sourc e for PWMCLK is the BCLK sou rce.
Page 154 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 8.3.10 Exte nded Regist er s bits 16- 0 M emory Access Point er Bits [ 16:0] These r egist ers contr ol memory accesses f or the I ndir ect Int erfac e only (CNF [2:0] = 111).
Epson Research and Development Page 155 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 1-0 Extended P anel T ype Bits [1:0] These bit s over ride the sett ing in RE G[10h] bit s 1-0 an d allow sel ecti on of the a lternat e TFT panel types.
Page 156 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 Ink Layer Transpa rent Color Register 0 REG[C7h] Read/Wr.
Epson Research and Development Page 157 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 15-0 Ink Layer T ransparent Col or Bits [1 5:0] The Ink Lay er req uires a transp arent color to be s elected.
Page 158 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bit 0 BCLK Source S elect This bit se lec ts t he BCLK s our ce betwee n CLKI and XT AL (XT AL is re commend ed only when conf ig ured for the Indi rect In terfa ce, see CNF[ 2:0]).
Epson Research and Development Page 159 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 4-3 VCLK Hold Bits [1:0] These bit s control the TFT T ype 2 A C ti ming paramet er from the rising e dge of STB to t he falling edg e of V CLK .
Page 160 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bit 7 POL T ype This bit s elects h o w often t he POL sig nal is t oggled. The POL signal is used f or the TFT T yp e 2 Int erfac e.
Epson Research and Development Page 161 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 Not e The GPO pins are us ed by t he TFT Type 3 i nte rf ace when REG[C5h] bi ts 1- 0 = 10. For pin mappin g for TFT Type 3, se e Table 4- 10: “LCD Inte rface Pin Mapping,” on page 40.
Page 162 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bit 1 PCLK1 Contro l If the TFT T ype 3 interf ace is sele cted (REG[ C5h] bits 1-0 = 10), this bit enable s the LCD signal PCLK1.
Epson Research and Development Page 163 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 7-0 C P V Pul se Width Bi ts [7 :0] Thes e bi ts spe cify th e pu lse w idt h of t h e CPV sig n al in 2 pixel r eso lutio n.
Page 164 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bit 5- 4 PCLK 2 Divide R a te Bits [1: 0] These bits specify the di vide rate for PCLK2. This re gister is used for the TFT T ype 3 Inte rface and ha s no effect f or all o ther p ane l inte rface s.
Epson Research and Development Page 165 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bit 4 Par tial Mode Display En able This bit enabl es/disab les the P artial Mode Displ ay for th e TFT T ype 3 and has no ef fect for all other panel inte rface s.
Page 166 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 5 -0 Parti a l Are a 0 X St art P osi ti on Bi ts [5 :0] These bit s s pecif y t h e X Sta rt Pos itio n of P art ia l Area 0 i n 8 pix el r es olu tion.
Epson Research and Development Page 167 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 5-0 Par tial Area 1 X Star t Posi tion Bits [5:0] Thes e bit s sp ecify the X Star t Pos itio n of Partia l Area 1 in 8 pixel r esolu tio n.
Page 168 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 5 -0 Parti a l Are a 2 X St art P osi ti on Bi ts [5 :0] These bit s s pecif y t h e X Sta rt Pos itio n of P art ia l Area 2 i n 8 pix el r es olu tion.
Epson Research and Development Page 169 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 bits 11-0 Command 0 Store Bits [11: 0] These bi ts stor e command 0 f or the TFT T ype 3 Inter face. This re gister h as no ef fect f or all other pa nel i nterf aces.
Page 170 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 bits 1 -0 Sou rce Driver IC Num ber B its [1 :0] These bits conta in the numbe r of Sou rce Dri ver ICs.
Epson Research and Development Page 171 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 9 Frame Rate Calculation The foll o wing form ula i s used to c alcul ate t he dis pla y fram e rat e.
Page 172 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 10 Displa y Data Forma ts The following diagrams show th e display m ode data formats for a little-endian system .
Epson Research and Development Page 173 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 11 Look-Up T ab le Ar chitecture The followi ng figure s are int ended to s how the d isplay da ta out put path on ly.
Page 174 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 4 Bit-per -pix el Monochr ome Mode Figure 11-3 4 Bi t-pe.
Epson Research and Development Page 175 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 16 Bit-P er-Pixel Monochr ome Mode The LUT is bypa ssed an d the gree n data is dir ectly mapp ed for this col or depth– Se e “Display Da ta Forma ts” on page 172.
Page 176 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 2 Bi t-Per-Pixel C olo r Figur e 11 -6 2 B it-P er -P ix.
Epson Research and Development Page 177 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 4 Bit-P er-Pix el Col or Figure 11- 7 4 Bit-Pe r-Pixe l .
Page 178 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 8 Bit-per -pix el Color Mode Figu re 11- 8 8 B it-p e r-.
Epson Research and Development Page 179 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 12 SwivelVie w™ 12.1 Concept Most comput er displ ays are r efres hed in lan dscape orien tation – f rom lef t to ri ght and top to botto m.
Page 180 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 12.2.1 Register Programmi ng Enable 90 ° Sw ivel Vie w™ M ode Set Swivel View™ Mode Select bi ts to 01.
Epson Research and Development Page 181 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 12.3 180° SwivelV ie w™ The followin g figure shows how the pro grammer see s a 480x320 lands cape image and how the image i s bein g displaye d.
Page 182 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 P anning Panning i s achieve d by chan ging t he Display S tart Addre ss re gister: • Increment /decrement the Displ ay Star t Address regis ter pans t he dis play window right/l eft by 32 b its, e.
Epson Research and Development Page 183 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 12.4.1 R egist er Pr ogram ming Enabl e 270 ° Swivel View™ Mode Set S wive lV ie w™ Mode Sele ct bi ts to 1 1.
Page 184 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 13 Picture-in-Picture Plus (PIP + ) 13.1 Concept Picture -in-Pic ture Pl us enable s a sec ondary wind ow (or PI P + window) within the main display windo w.
Epson Research and Development Page 185 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 13.2 With SwivelVi e w Enabled 13.2.1 S wivelVi ew 9 0° Figure 13 -2 Pict ure-in- Pictur e Plus wit h SwivelVi ew 90° ena bled 13.
Page 186 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 13.2.3 Swivel Vie w 270 ° Figure 13- 4 Pictu re-in-Pi c.
Epson Research and Development Page 187 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 14 Ink La y er The S1D1370 8 Ink Layer design provid es suppo rt for a foregr ound ima ge that ca n be overlaid on the backgro und (or main ) image .
Page 188 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 The Ink Layer is enabled/di sabled using REG[ C9h] bit 0.
Epson Research and Development Page 189 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 15 Indirect Interface The Indire ct Int erface is an async hronous int erfa ce with 2 modes o f opera tion, mode 68 and mode 80.
Page 190 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 15.1 Mode 68 The foll owing sh ows an exa mple of a “r egist er write ” with Mod e 68. Figure 1 5-1 Sample timi ng of “regi ster writ e” with Mode 68 1.
Epson Research and Development Page 191 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 The follo wing shows an example o f a “r egister read” with Mode 68. Figure 15- 2 Sample t iming of “ register read” with Mode 68 1.
Page 192 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 The foll owing sh ows an exam ple of a “me mory write” with Mode 68, Big Endian . Figure 15-3 Sampl e timing o f “memory writ e” wit h Mode 68, Big End ian 1.
Epson Research and Development Page 193 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 6. write Memor y data (data wri te) The S1D13708 i ndire ct inter face impl ements a n auto inc rement functi on to all ow burst m emory ac cesses.
Page 194 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 The foll owing sh ows an exam ple of a “me mory rea d” with Mod e 68, Big Endi an. Figure 1 5-4 Sample timi ng of “memory r ead” with Mode 68, Big En dian 1.
Epson Research and Development Page 195 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 6. read Memory data ( data read ) The S1D13708 i ndire ct inter face impl ements a n auto inc rement functi on to all ow burst m emory ac cesses.
Page 196 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 The foll owing sh ows an exam ple of a “me mory writ e” for Mode 68 when th e Memory Access Sel ect bit is enabl ed (REG[C6h] bi t 0 = 1 ).
Epson Research and Development Page 197 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 The S1D13708 i ndire ct inter face impl ements a n auto inc rement functi on to all ow burst m emory ac cesses.
Page 198 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 The foll owing sh ows an exa mple of a “me mory rea d” for Mod e 68 when the Memory Access Sel ect bit is enabl ed (REG[C6h] bi t 0 = 1 ).
Epson Research and Development Page 199 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 burst m emory ac cesses. Fo r byte access es, th e Memory Addr ess Poi nter reg ister s (REG [ C0 h], R EG[C 1h ] , RE G[C 2h ]) a re a uto mati call y in crem ent ed “+ 1” .
Page 200 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 15.2 Mode 80 Mode 80 supp orts byte an d word acce ss for bo th regist er and memory access. It also all ows both bi g and l ittle endian modes .
Epson Research and Development Page 201 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 6. write regi ster dat a (dat a write) . Word acc esses (16-bit) use the l ower byt e for the low- er regi ster number and t he higher b yte fo r the h igher reg iste r number.
Page 202 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 The foll owing sh ows an example of a “ register read ” with Mode 80. Figure 15 -8 Sample timing of “registe r read” with Mode 80 1.
Epson Research and Development Page 203 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 The followi ng shows an e xample of a “memory wri te” with Mode 80, li ttle end ian. Figure 15- 9 Sample ti ming of “ memory wri te” with mode 80, li ttle end ian 1.
Page 204 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6. writ e Mem ory data (d ata writ e ) The S1D1370 8 indirec t interf ace i mplements an auto i ncrement functio n to allo w burst memory access es.
Epson Research and Development Page 205 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 The following s hows an e xample of a “memory re ad” with Mode 80, Littl e endian. Figure 15- 10 Sample timi ng of “memory r ead” with mode 80, Lit tle endian 1.
Page 206 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 6. read Memory data (da ta re ad) The S1D1370 8 indirec t interf ace i mplements an auto i ncrement functio n to allo w burst memory access es.
Epson Research and Development Page 207 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 The following s hows an e xample of a “memory write ” for Mod e 80 when the Memory Access Sel ect bi t is enabl ed (REG[C6h] bit 0 = 1).
Page 208 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 upper and l ower byt es). The bi t/Li ttle endi an set ting is used to determine the da ta ar- rangement f or word accesses only.
Epson Research and Development Page 209 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 The followi ng shows an e xample of a “memory re ad” for Mode 80 when t he Memory Access Sel ect bi t is enabl ed (REG[C6h] bit 0 = 1).
Page 210 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 arrangemen t for word acc ess es onl y. The S1D1370 8 indirec t interf ace i mplements an auto i ncrement functio n to allo w burst memory access es.
Epson Research and Development Page 211 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 16 Embed ded Crystal Oscillator The S1D1370 8 includes an embedd ed crysta l osci llator which i s availab le when t he Indirect Inte rface is sele cted.
Page 212 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 17 Big-Endian Bus Interface 17.1 Byte Swapping Bus Data The displa y buff er and reg is ter arc hit ec ture of the S1D137 08 is inher en tly litt le- en dian.
Epson Research and Development Page 213 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 17.1.1 1 6 Bpp Color Depth For 16 bpp color depth, the Disp lay Data By te Swap bit (REG[71h] b it 6) must be set to 1.
Page 214 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 17.1.2 1/2/4/8 Bpp Color Depth For 1/2/4 /8 bpp col or de pth , byt e swapp ing must be per for med on t he bus dat a but not t he display data.
Epson Research and Development Page 215 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 18 P ower Sa ve Mode A software initiate d Power Save Mod e is incorp orated into the S1D13708 to accommodate the need for power reduction in the hand- held device s market.
Page 216 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 19 Mech anical Dat a Figure 19- 1 Mechanical Data PFBGA 120-p in Pack age All dimens io ns in mm 8 0.8max TO P V IEW L K J H G F E D C B A 123456789 1 0 11 0.
Epson Research and Development Page 217 Vancouver Des ign Center Hardware Functional Spe cification S1D13708 Issue Date: 02/03/07 X39A-A-001-02 20 Refere nces The followi ng is a partial list of documents whi ch contain addi tional infor mation rel ated to the S1D13708.
Page 218 Epson Research and Development Vancouver Des ign Center S1D13708 Hardware Functional Specification X39A-A-001-02 Issue Date: 02/03/ 07 21 T echnical Suppor t Japan Seiko Epson Corporation Electronic Device s Marketing D ivision 421-8, Hino, Hino-shi Tokyo 191-8501, Japan Tel: 042-587-5812 Fax: 042-587-5564 http://www.
ADVANCE D IN F ORMAT ION Subje ct to C ha nge S1D13708 Embedded Memor y LCD Controller Pr ogramming Notes and Examples Docu ment Numb er: X39 A-G -003 -01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge THIS P A GE LE.
Epson Research and Development Page 3 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge T able of Contents 1 Introducti on . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 8.3.3 SwivelView 180° . . . . . . . . . . . . . . . . . . . . . .
Epson Research and Development Page 5 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge List of T ables Table 5-1: Look-Up Tabl e Configurat ions . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge THIS P A GE LE.
Epson Research and Development Page 7 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge List of Figures Figure 4- 1: Pixel S torage fo r 1 Bpp in One By te of Disp lay Buff er .
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge THIS P A GE LE.
Epson Research and Development Page 9 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 1 Introduction.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 2 Identifying the S1D13708 The S1D13708 c an be i dentifi ed by readi ng the value cont ained in t he Revi sion Code Registe r (REG[00h]) .
Epson Research and Development Page 11 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 3 Init iali zat ion This sect ion des cribe s ho w to ini tial ize th e S1D13708.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 4 Memory Models The S1D13708 contai ns a disp lay buf fer of 80K by tes an d s upports color dept hs of 1 , 2, 4, 8, and 16 bit-per -pix el.
Epson Research and Development Page 13 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Two bit pixels provi de 4 gra y sha des /co lor poss ibi l it ie s.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 4.
Epson Research and Development Page 15 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 5 Look-Up T a ble (LUT) This sect ion discus ses pr ogramming th e S1D13708 Lo ok-Up Tab le (LUT).
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Not e The LUT entry is upda ted only whe n the LUT Wri te Addres s Register (REG[0Bh]) i s writ ten to .
Epson Research and Development Page 17 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge bits 7-2 LU T Gre en Re ad Da ta Bi ts [5 :0] This re gister conta ins t he dat a from t he gre en component of t he Look-Up T able.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 5.2 Look-Up T a ble Or ganization • The Look-Up Tab le treat s the val ue of a pixel as an inde x into an a rray.
Epson Research and Development Page 19 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 5.2.1 Gray Shade M odes Gray shade (monoc hrome) mod es are def ined by th e Color /Mono Panel Se lect bit (REG[10h] bi t 6).
Page 20 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 4 bpp gra y shade The 4 bpp gr ay shad e mode uses t he green c omponent o f the fi rst 16 LUT ent ries.
Epson Research and Development Page 21 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 8 bpp gra y s hade When conf igu red fo r 8 bpp gra y s hade mode , t he g reen c ompone nt of all 25 6 LUT e nt ries may be used.
Page 22 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 16 bpp gr ay shade The Look-Up Table is bypassed at t his color dept h, therefor e programming th e LUT is not requi red.
Epson Research and Development Page 23 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 5.2.2 Color Modes In color displa y modes, the number of LUT entries used is de termi ned by the c olor de pth.
Page 24 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 4 bpp color When the S 1D1370 8 is config ured f or 4 bpp col or mode th e fir st 16 entr ies i n the LUT are used.
Epson Research and Development Page 25 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 8 bpp color When the S1D1370 8 is c onfigured for 8 bpp color mode all 256 entries i n the LUT are used.
Page 26 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 16 bpp color The Look-Up Table is bypassed at t his color dept h, therefor e programming th e LUT is not requi red.
Epson Research and Development Page 27 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 6 P ower Sa ve Mode The S1D13708 i s desi gned f or ver y low-p ower app lica tions.
Page 28 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 6.2 Register s 6.2.1 P o wer Sa ve Mode Enable The Power Save Mo de Enabl e bit i nitia tes Powe r Save M ode when se t to 1.
Epson Research and Development Page 29 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 6.3 LCD P owe r Sequencing The S1D1370 8 require s LCD power s equencing (the p rocess of powerin g-on an d powering-o ff th e LCD panel).
Page 30 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 6.4 Enabling P ower Sa ve Mo de Power Sa ve Mode must be enable d using the foll owing st eps.
Epson Research and Development Page 31 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 7 SwivelView Most comput er displ ays opera te in l andscape mod e.
Page 32 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Main W indo w.
Epson Research and Development Page 33 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Mai n Window L ine Add res s O ffset The Main W indo w Line Addr ess Of fs et re gister ind icates t he number of dwords per line in the main wi ndo w image.
Page 34 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 2.
Epson Research and Development Page 35 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Exam ple 3: In Swi velView 1 80 ° mode, program the main window registers for a 320x240 panel at a color depth of 4 bpp.
Page 36 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Example 4: In Swive lVi ew 270 ° mode, program the main window registers for a 320x240 panel at a color depth of 4 bpp.
Epson Research and Development Page 37 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 7.
Page 38 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 8 Picture-In-Picture Plus 8.1 Concept Pictu re- in -Pi ct ure P lus ( P IP + ) enables a s econdary wi ndow (or PIP + window) within th e main disp lay wind ow.
Epson Research and Development Page 39 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge PIP + W indow Ena ble The PIP + W indow Ena ble bit e nable s a PIP + windo w within the ma in windo w .
Page 40 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Not e Truncate a ll fr actiona l valu es befo re writi ng to t he address regi sters .
Epson Research and Development Page 41 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge number of dwo.
Page 42 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge In SwivelVi ew 90° , these bits s et th e vert ical coord ina tes (y ) of th e PI P + window’s top edge.
Epson Research and Development Page 43 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge PIP + Y Start.
Page 44 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge In Sw ivelV iew 18 0° , t hese bi ts s et t he vert ical coor dinates (y) of t he PI P + window’s bottom edge.
Epson Research and Development Page 45 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge PIP + X End Posit ion The PIP + X End Pos ition bi ts deter mine th e horiz ontal end of the PIP + windo w in 0 ° a nd 180 ° Swiv elV ie w orie nta tio ns .
Page 46 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge In Sw ivel Vie w 18 0° , these bits set the hori zontal coordinat es (x) of the PIP + window’s left edge.
Epson Research and Development Page 47 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge In SwivelVie w 0° , the se bit s se t the v erti cal coord inate s (y ) of th e PI P + windows’s bott om edge.
Page 48 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 8.
Epson Research and Development Page 49 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Exam ple 5: P.
Page 50 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge afte r REG [91 h] is w ritte n. Due to trun cation, t he dimensio ns of the P IP + window may have change d.
Epson Research and Development Page 51 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 8.
Page 52 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Example 6: In.
Epson Research and Development Page 53 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Note that the values of REG[84h] thr ough REG[91h] do not go int o effect until after REG[9 1h] is writ te n.
Page 54 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 8.
Epson Research and Development Page 55 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Exam ple 7: I.
Page 56 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Due to trun cation, t he dimensio ns of the P IP + window may have change d.
Epson Research and Development Page 57 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 4.
Page 58 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 8.
Epson Research and Development Page 59 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Exam ple 8: I.
Page 60 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Note that t he value s of REG[84h ] through REG [91h] do not go into effect u ntil afte r REG [91 h] is w ritte n.
Epson Research and Development Page 61 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 4.
Page 62 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 8.
Epson Research and Development Page 63 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 9 Har dware Abstra ction La yer 9.
Page 64 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 9.2.1 Star tu p R outi nes There are two routi nes dedi cated to star tup and init iali zing the S1D13708.
Epson Research and Development Page 65 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Boolean halIni tContr oller(UI nt32 Fl ags) Descripti on: This routine pe rfor ms the i nitia lizati on port ion of the star tup se quence.
Page 66 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 9.2.2 Memo ry Access The S1D13708 HAL i nclude s six memo ry access funct ions.
Epson Research and Development Page 67 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge v oid halWrite Displ a y16(UInt32 Of fset, UInt 16 V alue, UInt32 Count) Descripti on: Write s a word into di splay m emory at the reque sted of fset.
Page 68 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge Not e There are two means of access ing re gisters: point ers int o registe r address ing sp ace, or through t he indi rect int erface.
Epson Research and Development Page 69 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge v oid halWri teReg16(UI nt32 Inde x, UI nt16 V alue) Descripti on: Writes a 16 bit v alue to the S1D13708 re gister at the req uested of fset .
Page 70 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge UInt32 halGetCl oc k(CLOCKSELECT Cloc k) Desc rip tio n: Retu rn s the fr equ ency of the c loc k inpu t id enti fied by 'Cl oc k'.
Epson Research and Development Page 71 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge int halGetL astErr or(c har * ErrMsg, in t MaxSize) Descripti on: This r o utin e retr iev es the last error d ete cted b y the HAL .
Page 72 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 10 Sample Code Example source cod e demonstrating programmin g the S1D13708 usi ng the HAL library is availa ble on the inter net at www.
Epson Research and Development Page 73 Vancouver Des ign Center Programming Note s and Exam ples S1D13708 Issue Date: 01/11/20 X39A-G-003-01 ADVANCE D IN F ORMAT ION Subje ct to C ha nge 11 Sales and .
Page 74 Epson Research and Development Vancouver Des ign Center S1D13708 Progra mming Notes and Examp les X39A-G-003-01 Issue Date: 01/11/20 ADVANCE D IN F ORMAT ION Subje ct to C ha nge THIS P A GE L.
S1D137 08 Register Summ ary X39A-R-0 01-01 Pa g e 1 01/01/ 25 READ-ONLY CONFIGURATION REGISTERS CLOCK CONFIGURATION REGISTERS LOOK-UP TABLE REGISTERS PANEL CONFIGURATION REGISTERS DISPLAY MODE REGISTE.
S1D137 08 Register Summ ary X39A-R-0 01-01 Pa g e 2 01/01/ 25 GENERAL IO P INS REGISTERS PWM CLOCK AND CV PULSE CONFIGURATION REGISTERS EXTENDED REGISTERS Notes 1 REG[00h] These bits are used to id entify the SED13708. For the SED13708, the product code should be 001101.
S1D137 08 Register Summ ary X39A-R-0 01-01 Pa g e 3 01/01/ 25 3 REG[05h] Pix el Clock Configurat ion Register 4 REG[05h] Pix el Clock Configurat ion Register 5 REG[10h] Panel T ype Register 6 REG[10h].
S1D137 08 Register Summ ary X39A-R-0 01-01 Pa g e 4 01/01/ 25.
S1D13708 Embedded Memor y LCD Controller 13708CFG Configuration Pr ogram Docume nt Number: X 39A- B -0 01-01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 T able of Contents 13708CFG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 THIS P A GE LEFT BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 13708CFG 13708CFG is an inter active Win dows® 9x/ME/ NT/2000 prog ram tha t calcul ates r egister values fo r a use r-defin ed S1D13708 config urati on.
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 13708CFG Configuration T abs 13708CFG prov ides a ser ies o f tabs which c an be sele cted a t the top of the main window.
Epson Research and Development Page 7 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 Note When “Epson S5U13 708B00B” i s selected , the regist.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 Prefere nces T ab The Prefe rence tab con tains se tting s pertai ning t o the init ial displa y state. During r untime these s ettings ma y be cha nged.
Epson Research and Development Page 9 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 Clocks T ab The Clocks t ab simplif ies the selec tion of i nput clock frequ encies and the so urces of internal clockin g signa ls.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 The S1D13708 may use one or two clo ck sources . Two cloc k sources a llow grea ter f lexi- bilit y in displ ay type and memory spe ed.
Epson Research and Development Page 11 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 Timing This fie ld shows th e actua l PCLK used by the configu- ration p rocess . BCLK These settin gs selec t the cl ock sour ce and diviso r for th e interna l bus i nterfac e cloc k (BCLK).
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 PWMCLK These contr ols co nfigure va rious PWMCLK se ttings. The P W MC L K is th e in terna l clo ck us ed by t he Puls e Width Modula tor f or output to the panel.
Epson Research and Development Page 13 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 Divide Specifies t he div ide rati o for t he clock s ource. The divide ra tio i s applied t o the CVOUT Puls e clock sour ce to deriv e the CV Pu lse clock frequ ency.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 Pa n e l T a b The S1D13708 s upport s many pan el types. This ta b allows c onfigu ration of most panel relat ed setti ngs such as dimensions, type a nd timings.
Epson Research and Development Page 15 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 availabl e options are 4, 8, and 16 bit . When an a ctive panel typ e (TFT/D-TFD/HR- TFT) is selec ted, t he availabl e options are 9 , 12, and 1 8 bit.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 displa yed image by fin e tuning t he hori zontal a nd vertic al d ispla y to ta ls. The d isplay to tal equal s the display pe riod plus the non- displa y peri od.
Epson Research and Development Page 17 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 VRTC/FPFRAME (lines ) These s ettings allow fin e tuning of the fra me pulse para mete rs.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 Pa n e l Pow e r T a b The S5U13708B00B e valua tion boar d is desi gned to use the GPO0 si gnal t o control the LCD bias power .
Epson Research and Development Page 19 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 Regist ers T a b The Registe rs tab al lows vi ewing and di rect editing t he S1D13708 r egist er values .
Page 20 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 13708CFG Menus The foll owing se ction s describ e each of the opt ions i n the F ile an d H elp menus. Open..
Epson Research and Development Page 21 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 Save From the M enu Ba r, sel ec t “F il e”, then “ Sa ve ” to in itia te th e sav e a ctio n.
Page 22 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 From th e Menu Bar, selec t “File” , then “ Configure M ultipl e” to d isplay th e Confi gure Multiple Dialog Box.
Epson Research and Development Page 23 Vancouver Des ign Center 13708CFG Configuration Pr ogram S1D13708 Issue Date: 01/11/16 X39A-B-001-01 Export After det er m ini ng the desi red confi gur ation , “Ex por t” permit s the us er to sa ve t he re gis ter info rmat ion as a v a riet y of A SCII text file form ats.
Page 24 Epson Research and Development Vancouver Des ign Center S1D13708 13708CFG C onfiguration Program X39A-B-001-01 Issue Date: 01/11/ 16 Enable T ooltips Tooltip s provide u seful in formati on abou t many of the items on the conf igura tion tabs .
S1D13708 Embedded Memor y LCD Controller 13708PLA Y Diagnostic Utility Docume nt Number: X 39A- B -0 02-01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 13708PLAY Diagnostic Utility X39A-B-002-01 Issue Date: 01/11/ 16 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center 13708PLAY Diagnostic Utility S1D13708 Issue Date: 01/11/16 X39A-B-002-01 13708PLA Y 13708PLAY is a d iagnos tic ut ility whi ch allows a user to re ad/write all t he regist ers a nd display b uffer of the S1D137 08.
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 13708PLAY Diagnostic Utility X39A-B-002-01 Issue Date: 01/11/ 16 Installat ion PC platf orm Copy the fi le 13708play.exe to a direct ory in t he path ( e.g. PATH=C: S1D13708) . Embedded platf orm Download th e program 137 08play to the sys tem.
Epson Research and Development Page 5 Vancouver Des ign Center 13708PLAY Diagnostic Utility S1D13708 Issue Date: 01/11/16 X39A-B-002-01 Commands The following c ommands ar e intende d to be used fr om within t he 1 3708PLAY prog ram. However, simpl e commands can also b e executed from th e command l ine (e.
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 13708PLAY Diagnostic Utility X39A-B-002-01 Issue Date: 01/11/ 16 F[S][8|16|32 ] starta ddr endaddr|len d ata1 [da ta2 data3 ...] Fills a speci fied addr ess range in the display b uffer .
Epson Research and Development Page 7 Vancouver Des ign Center 13708PLAY Diagnostic Utility S1D13708 Issue Date: 01/11/16 X39A-B-002-01 L index [red green blue] Reads/writ es the red, gre en, an d blue Lo ok-Up Table (LUT) co mponents.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 13708PLAY Diagnostic Utility X39A-B-002-01 Issue Date: 01/11/ 16 RI [8|16] [cyc le s] For t est in g th e i ndi re ct in ter fa ce ON LY. RI will is sue one or more dat a read cycles f rom the indi rect in terface cmd/data cy cle.
Epson Research and Development Page 9 Vancouver Des ign Center 13708PLAY Diagnostic Utility S1D13708 Issue Date: 01/11/16 X39A-B-002-01 SHOW Shows a test pat tern on the displ ay. The test pat tern is bas ed on current register settings and may not di spla y correct ly if th e regi sters are not c onfigu red pr operly.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 13708PLAY Diagnostic Utility X39A-B-002-01 Issue Date: 01/11/ 16 X[8|16|32] [index [d ata]] Read s/wr ites data to the regi ste r at ind ex. If no d ata is s pec ifie d, the regis ter i s read and the conte nts are disp l aye d.
Epson Research and Development Page 11 Vancouver Des ign Center 13708PLAY Diagnostic Utility S1D13708 Issue Date: 01/11/16 X39A-B-002-01 13708PLA Y Example 1. Configure 13708PLAY using the ut ilit y 13708CFG . For furt her in for m ati on on 13708CFG, see the 13708CFG Use r Manual , docu men t num be r X 39 A-B- 001 -x x.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 13708PLAY Diagnostic Utility X39A-B-002-01 Issue Date: 01/11/ 16 Script Files 13708PLAY can b e contr olled by a script file . This is us eful when: • there is no displa y to monitor comman d keystrok e accur acy.
S1D13708 Embedded Memor y LCD Controller 13708BMP Demonstration Pr ogram Docume nt Number: X 39A- B -0 03-01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 13708 BMP Demons tration Program X39A-B-003-01 Issue Date: 01/11/ 16 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center 13708BMP Demonstration Program S1D13708 Issue Date: 01/11/16 X39A-B-003-01 13708BMP 13708BMP is a demonst ration ut ility used to show the S1D13708 disp lay ca pabilit ies by renderin g bitmap imag es on t he displa y devic e.
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 13708 BMP Demons tration Program X39A-B-003-01 Issue Date: 01/11/ 16 Usage At a command pr ompt, type: 13708bmp bmpfil e [/?] Where: bmpfile Specifies filename of t he windows format bmp i mage to be display ed.
S1D13708 Embedded Memor y LCD Controller Wind River WindML v2.0 Displa y Driver s Document Numb er: X39A -E-002- 0 1 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Wind R iver WindML v 2.0 Display Drivers X39A-E-002-01 Issue Date: 01/11/ 14 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Wind River WindML v2.0 Display Dr ivers S1D13708 Issue Date: 01/11/14 X39A-E-002-01 Wind River WindML v2.
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Wind R iver WindML v 2.0 Display Drivers X39A-E-002-01 Issue Date: 01/11/ 14 Bui ld i ng a W i n dML v2 . 0 Di sp lay Dri v er The fo llow ing instruc tio ns pr oduc e a boot able disk th at aut oma tica lly st arts th e UGL demo program.
Epson Research and Development Page 5 Vancouver Des ign Center Wind River WindML v2.0 Display Dr ivers S1D13708 Issue Date: 01/11/14 X39A-E-002-01 Not e Mode0.
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Wind R iver WindML v 2.0 Display Drivers X39A-E-002-01 Issue Date: 01/11/ 14 THIS P A GE LEFT BLANK.
S1D13708 Embedded Memor y LCD Controller Lin ux Console Driver Docu ment Numb er: X39 A-E -004 -01 Copyright © 2001 Epson Research and De v elopment, Inc.
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Linux Cons ole Driver X39A-E-004-01 Issue Date: 01/11/ 14 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Linux Console Driver S1D13708 Issue Date: 01/11/14 X39A-E-004-01 Linux Console Driver The Linux con sole dri ver for t he S1D13708 Embedd.
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Linux Cons ole Driver X39A-E-004-01 Issue Date: 01/11/ 14 Building the Console Driver f or Lin u x K ernel 2. 2.x Follow th e step s below to c onstr uct a copy o f the Linux operat ing syst em using the S1D13708 as the cons ole displ ay dev ice.
Epson Research and Development Page 5 Vancouver Des ign Center Linux Console Driver S1D13708 Issue Date: 01/11/14 X39A-E-004-01 4. Modify s1d1 3708.h The fil e s1d1370 8.h contai ns the register values r equir ed to set the sc reen reso lutio n, color de pth (b pp), di splay type , active d ispla y (LCD), di splay rotatio n, etc.
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Linux Cons ole Driver X39A-E-004-01 Issue Date: 01/11/ 14 7. Boot to the Linux oper ating system. If you ar e using lilo (Li nux Load er), modi fy th e lilo co nfigur ation fi le as di scusse d in the kernel build README fi le.
Epson Research and Development Page 7 Vancouver Des ign Center Linux Console Driver S1D13708 Issue Date: 01/11/14 X39A-E-004-01 Building the Consol e Driver for Linux Kernel 2.4.x Follow the steps below to con struct a copy of the Linux o perati ng system u sing the S1D13708 as t he conso le displ ay device.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Linux Cons ole Driver X39A-E-004-01 Issue Date: 01/11/ 14 Copy the rema ining s ource fi les /tmp/ Con fig.i n /tmp/ fbme m.c /tmp/ fbc on-c fb4 .c /tmp /Makefi le into the di rect ory /u sr/ src/ linux /dr ive rs /vid e o re placi ng t he fi le s of the sa me na me.
Epson Research and Development Page 9 Vancouver Des ign Center Linux Console Driver S1D13708 Issue Date: 01/11/14 X39A-E-004-01 6. Comp ile a nd ins tal l the k erne l Build th e kerne l with the foll owing se quence o f commands : make dep make clea n make bzImage /sbin/ lilo (if runn ing li lo) 7.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Linux Cons ole Driver X39A-E-004-01 Issue Date: 01/11/ 14 THIS P A GE LEFT BLANK.
S1D13708 Embedded Memor y LCD Controller QNX Photon v2.0 Displa y Driver Docume nt Number: X39A- E-005- 01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 QNX Pho ton v2.0 Display Driver X39A-E-005-01 Issue Date: 01/11/ 14 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center QNX Photon v2.0 Display Driver S1D13708 Issue Date: 01/11/14 X39A-E-005-01 QNX Photon v2.0 Displa y Driver The Photon v 2.0 display driv ers for the S1D13708 Embedde d Memory LCD Contr oller ar e intended as “r efe re nce ” sourc e c ode for OEMs deve lopin g for QNX pla tforms .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 QNX Pho ton v2.0 Display Driver X39A-E-005-01 Issue Date: 01/11/ 14 Building the Photon v2.0 Displa y Driver The foll owing st eps buil d the Pho ton v2.0 display dr iver and integr ate it into the QNX operati ng s ystem.
Epson Research and Development Page 5 Vancouver Des ign Center QNX Photon v2.0 Display Driver S1D13708 Issue Date: 01/11/14 X39A-E-005-01 Installi ng the Drive r The build s tep pr oduces two l ibrary i mages: • lib/di sputi l/nto/x 86/li bdispu til.
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 QNX Pho ton v2.0 Display Driver X39A-E-005-01 Issue Date: 01/11/ 14 Comme nt s • To restore t he disp lay drive r to t he defaul t, comment out change s made to th e trap file crt.
S1D13708 Embedded Memor y LCD Controller Windo ws® CE 3.x Displa y Driver s Docu ment Numb er: X39 A-E -006 -01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Windows ® CE 3.x Display Drivers X39A-E-006-01 Issue Date: 01/11/ 14 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Windows® CE 3.x Display Drivers S1D13708 Issue Date: 01/11/14 X39A-E-006-01 WINDO WS® CE 3.
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Windows ® CE 3.x Display Drivers X39A-E-006-01 Issue Date: 01/11/ 14 Exam pl e D ri v er Bu ild s The follo wing sect ions descr ibes how to build the Wi ndows CE display driver for Windows CE Platfo rm Builde r 3.
Epson Research and Development Page 5 Vancouver Des ign Center Windows® CE 3.x Display Drivers S1D13708 Issue Date: 01/11/14 X39A-E-006-01 6. Add the env ironment va riable DDI _S1D13708. a. From the Platform menu, se lect “Set ting s”. b. Select the “ Environ ment” t ab.
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Windows ® CE 3.x Display Drivers X39A-E-006-01 Issue Date: 01/11/ 14 10. From the Pla tform window, click the P arameterV iew Tab. Show th e tree f or MY- PLATFORM Param eters by c licking t he ‘+ ’ sign at the ro ot of the tree.
Epson Research and Development Page 7 Vancouver Des ign Center Windows® CE 3.x Display Drivers S1D13708 Issue Date: 01/11/14 X39A-E-006-01 11. Modify MODE0.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Windows ® CE 3.x Display Drivers X39A-E-006-01 Issue Date: 01/11/ 14 Installat ion f or CEPC En vir onment Once the nk.bi n file is bu ilt, the CEPC envir onment can be started by b ooting either f rom a floppy or hard dr ive confi gured wi th a Windows 9 x opera ting s ystem.
Epson Research and Development Page 9 Vancouver Des ign Center Windows® CE 3.x Display Drivers S1D13708 Issue Date: 01/11/14 X39A-E-006-01 Configu ration The re ar e se ver al is sues to co nsid er w hen conf igu rin g the d isp lay driv er. T he i ssue s co ver debugging s upport , registe r initi alizati on val ues and memory alloc ation.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Windows ® CE 3.x Display Drivers X39A-E-006-01 Issue Date: 01/11/ 14 This opt ion sho uld re main di sabled unl ess yo u are performing speci fic debug ging t asks t hat requir e the de bug monit or.
Epson Research and Development Page 11 Vancouver Des ign Center Windows® CE 3.x Display Drivers S1D13708 Issue Date: 01/11/14 X39A-E-006-01 “Width”=dwor d:140 “Height”= dword:F0 “Bp p”=d word :8 “Rotation ”=dword: 0 Note that a ll dwo rd val ues a re i n hexad ecimal, t heref ore 140h = 320 a nd F0h = 2 40.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Windows ® CE 3.x Display Drivers X39A-E-006-01 Issue Date: 01/11/ 14 2. Using off-sc reen d is pla y memory s ign if ic antly impr ove s d ispla y pe rforma nce. For ex - ample, sli der bars a ppear mo re smooth when using o ff-screen me mory.
Epson Research and Development Page 13 Vancouver Des ign Center Windows® CE 3.x Display Drivers S1D13708 Issue Date: 01/11/14 X39A-E-006-01 c. PORepaint=2 • This mode t ells WinCE t o not sa ve the main displ ay data on s uspend, and causes Win CE to REPAINT t he main d isplay on resume.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Windows ® CE 3.x Display Drivers X39A-E-006-01 Issue Date: 01/11/ 14 Comme nt s • The displa y driv er is CP U indepen dent, a llowing us e of th e driv er for se veral Windows CE Platfor m Builder su pporte d platfor ms.
S1D13708 Embedded Memor y LCD Controller P ower Consumption Docu ment Numb er: X39 A-G -006 -01 Copyright © 2001 Epson Research and De v elopment, Inc.
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Power Cons umption X39A-G-006-01 Issue Date: 01/11/25 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Power Consumption S1D13708 Issue Date: 01/11/25 X39A-G-006-01 1 S1D13708 P o wer Consumption The S1D1370 8 power consu mption can be affe cted by many s ystem de sign vari ables.
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Power Cons umption X39A-G-006-01 Issue Date: 01/11/25 1.1 Conditio ns To ill ust rate th e va rious fac tors th at c an eff ect powe r, th e foll owin g ta b le li st th e p ow e r consump tion for a typical Motorol a DragonBal l VZ interf ace i mplementa tion.
Epson Research and Development Page 5 Vancouver Des ign Center Power Consumption S1D13708 Issue Date: 01/11/25 X39A-G-006-01 2 Summary Table 1-1:, “S1D13708 Po wer Consumpt io n,” on page 4 shows that t he S1 D13708 p ower consumption depends on the spe cific i mplementati on.
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Power Cons umption X39A-G-006-01 Issue Date: 01/11/25 THIS P A GE LEFT BLANK.
S1D13708 Embedded Memor y LCD Controller Interfacing to the NEC VR4102 / VR4111 Micr oprocessor s Docu ment Numb er: X39 A-G -007 -01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the NEC VR4102 / VR4111 Microprocessors X39A-G-007-01 Issue Date: 01/11/05 THIS P AGE LEF T BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Interfacing to the NEC VR410 2 / VR4111 Mi croprocessors S1D1 3708 Issue Date: 01/11/05 X39A-G-007-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the NEC VR4102 / VR4111 Microprocessors X39A-G-007-01 Issue Date: 01/11/05 THIS P AGE LEF T BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center Interfacing to the NEC VR410 2 / VR4111 Mi croprocessors S1D1 3708 Issue Date: 01/11/05 X39A-G-007-01 List o f T ab le s Table 3-1: Host Bus Inte rface Pin Mapping . . . . . . . . . . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the NEC VR4102 / VR4111 Microprocessors X39A-G-007-01 Issue Date: 01/11/05 THIS P AGE LEF T BLANK.
Epson Research and Development Page 7 Vancouver Des ign Center Interfacing to the NEC VR410 2 / VR4111 Mi croprocessors S1D1 3708 Issue Date: 01/11/05 X39A-G-007-01 1 Introduction This appli cation no.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the NEC VR4102 / VR4111 Microprocessors X39A-G-007-01 Issue Date: 01/11/05 2 Interfacing to the NEC VR4102/VR4111 2.
Epson Research and Development Page 9 Vancouver Des ign Center Interfacing to the NEC VR410 2 / VR4111 Mi croprocessors S1D1 3708 Issue Date: 01/11/05 X39A-G-007-01 2.1.2 LCD Memory Acce ss Cyc l es Once an address in the LCD block of me mory is p laced on the ext ernal address bu s (ADD[25:0 ]) the LCD c hip select (LCDCS#) is dri ven low.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the NEC VR4102 / VR4111 Microprocessors X39A-G-007-01 Issue Date: 01/11/05 3 S1D13708 Host Bus Interface The S1D13708 dir ect ly suppor ts mu lt ipl e p roc es sor s.
Epson Research and Development Page 11 Vancouver Des ign Center Interfacing to the NEC VR410 2 / VR4111 Mi croprocessors S1D1 3708 Issue Date: 01/11/05 X39A-G-007-01 3.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the NEC VR4102 / VR4111 Microprocessors X39A-G-007-01 Issue Date: 01/11/05 4 VR4102/VR4111 to S1D13708 Interfac e 4.
Epson Research and Development Page 13 Vancouver Des ign Center Interfacing to the NEC VR410 2 / VR4111 Mi croprocessors S1D1 3708 Issue Date: 01/11/05 X39A-G-007-01 4.2 S1D137 08 Har d ware Configuration The S1D13708 use s CNF7 thr ough CNF0 to al low sel ection o f the bus mod e and other configur ation d ata on t he ri sing edg e of RESET#.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the NEC VR4102 / VR4111 Microprocessors X39A-G-007-01 Issue Date: 01/11/05 4.3 NEC VR4102/VR4111 Configuration The NEC VR4102/41 11 provi des the i ntern al addres s decod ing necess ary to map a n externa l LCD control ler.
Epson Research and Development Page 15 Vancouver Des ign Center Interfacing to the NEC VR410 2 / VR4111 Mi croprocessors S1D1 3708 Issue Date: 01/11/05 X39A-G-007-01 5 Software Test util ities a nd dis play driv ers ar e avai lable fo r the S1 D13708.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the NEC VR4102 / VR4111 Microprocessors X39A-G-007-01 Issue Date: 01/11/05 6 Ref erences 6.1 Documents • NEC Electronics Inc., VR4102/ VR4111 64/ 32-bit Mi croproc essor Prel iminary Use r’s Manual .
Epson Research and Development Page 17 Vancouver Des ign Center Interfacing to the NEC VR410 2 / VR4111 Mi croprocessors S1D1 3708 Issue Date: 01/11/05 X39A-G-007-01 7 T echnical Suppor t 7.1 Epson LCD Con tr oller s (S1D13708) 7.2 NEC El ectr o nics Inc.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the NEC VR4102 / VR4111 Microprocessors X39A-G-007-01 Issue Date: 01/11/05 THIS P AGE LEF T BLANK.
S1D13708 Embedded Memor y LCD Controller Interfacing to the NEC VR4181A™ Micr oprocessor Docu ment Numb er: X39 A-G -008 -01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the NEC VR4181A™ Microproc essor X39A-G-008-01 Issue Date: 01/11/05 THIS P AGE LEF T BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Interfacing to the NEC VR418 1A™ Microprocessor S1D13708 Issue Date: 01/11/05 X39A-G-008-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the NEC VR4181A™ Microproc essor X39A-G-008-01 Issue Date: 01/11/05 THIS P AGE LEF T BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center Interfacing to the NEC VR418 1A™ Microprocessor S1D13708 Issue Date: 01/11/05 X39A-G-008-01 List o f T ab le s Table 3-1: Host Bus Inte rface Pin Mapping . . . . . . . . . . . . . . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the NEC VR4181A™ Microproc essor X39A-G-008-01 Issue Date: 01/11/05 THIS P AGE LEF T BLANK.
Epson Research and Development Page 7 Vancouver Des ign Center Interfacing to the NEC VR418 1A™ Microprocessor S1D13708 Issue Date: 01/11/05 X39A-G-008-01 1 Introduction This appli cation no te des .
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the NEC VR4181A™ Microproc essor X39A-G-008-01 Issue Date: 01/11/05 2 Interfacing to the NEC VR4181A 2.1 The NEC VR4181A System Bus The VR-Seri es fami ly of mi croproce ssors features a high -speed syn chronou s syst em bus typical of modern mi croproces sors.
Epson Research and Development Page 9 Vancouver Des ign Center Interfacing to the NEC VR418 1A™ Microprocessor S1D13708 Issue Date: 01/11/05 X39A-G-008-01 2.1.2 LCD Memory Access Signals The S1D13708 requi res an addr ess in g rang e of 256K byt es .
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the NEC VR4181A™ Microproc essor X39A-G-008-01 Issue Date: 01/11/05 3 S1D13708 Host Bus Interface The S1D13708 dir ect ly suppor ts mu lt ipl e p roc es sor s.
Epson Research and Development Page 11 Vancouver Des ign Center Interfacing to the NEC VR418 1A™ Microprocessor S1D13708 Issue Date: 01/11/05 X39A-G-008-01 3.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the NEC VR4181A™ Microproc essor X39A-G-008-01 Issue Date: 01/11/05 4 VR4181A to S1D13708 Interfa ce 4.
Epson Research and Development Page 13 Vancouver Des ign Center Interfacing to the NEC VR418 1A™ Microprocessor S1D13708 Issue Date: 01/11/05 X39A-G-008-01 4.2 S1D137 08 Har d ware Configuration The S1D13708 use s CNF7 thr ough CNF0 to al low sel ection o f the bus mod e and other configur ation d ata on t he ri sing edg e of RESET#.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the NEC VR4181A™ Microproc essor X39A-G-008-01 Issue Date: 01/11/05 4.
Epson Research and Development Page 15 Vancouver Des ign Center Interfacing to the NEC VR418 1A™ Microprocessor S1D13708 Issue Date: 01/11/05 X39A-G-008-01 5 Software Test util ities a nd dis play driv ers ar e avai lable fo r the S1 D13708. Ful l source code is avai lab le for b o th th e tes t u tilit ies an d the d riv ers.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the NEC VR4181A™ Microproc essor X39A-G-008-01 Issue Date: 01/11/05 6 Ref erences 6.1 Documents • NEC Electronics Inc., NEC VR4181A Target S pecific ation , Revision 0.
Epson Research and Development Page 17 Vancouver Des ign Center Interfacing to the NEC VR418 1A™ Microprocessor S1D13708 Issue Date: 01/11/05 X39A-G-008-01 7 T echnical Suppor t 7.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the NEC VR4181A™ Microproc essor X39A-G-008-01 Issue Date: 01/11/05 THIS P AGE LEF T BLANK.
S1D13708 Embedded Memor y LCD Controller Interfacing to the Motor ola MPC821 Micr oprocessor Document Number: X39A-G-009-0 1 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 THIS P AGE LEF T BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 THIS P AGE LEF T BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 List o f T ab le s Table 3-1: Host Bus Inte rface Pin Mapping . . . . . . . . . . . . . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 THIS P AGE LEF T BLANK.
Epson Research and Development Page 7 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 1 Introduction This appli cation no te des.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 2 Interfacing to the MPC821 2.1 The MPC8XX System Bus The MPC8xx famil y of proce ssors fe ature a hi gh-speed s ynchronous system bus t ypical of modern RISC micro processor s.
Epson Research and Development Page 9 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 2.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 Figure 2 -2: “ Power PC M emor y W r it e Cyc le” il lu strat es a typic al m emory write cy cle o n the Po we r P C s ystem bu s .
Epson Research and Development Page 11 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 If a peri phera l is not c apable of supp.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 Figure 2- 3: “GPCM Memory Devices Timi ng” illu strat es a typi cal cycl e for a memory mapped devi ce usi ng the GP CM of the Powe r PC.
Epson Research and Development Page 13 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 3 S1D13708 Host Bus Interface The S1D1370 8 di rec tl y s uppo rt s mul tipl e pr oce sso rs .
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 3.
Epson Research and Development Page 15 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 4 MPC821 to S1D13708 Interface 4.1 Har dware Descr iption The interf ace between th e S1D13708 and the MPC821 requ ires no exter nal glue logic.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 Not e The inter face was de signed usi ng a Motor ola MPC821 Applicati on Development System (ADS ).
Epson Research and Development Page 17 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 Not e The bit n umbering of the Mo torola MPC821 bus sig nals is r evers ed from the normal conventi on, e.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 4.3 S1D13708 Har d w are Configuration The S1D13708 uses CNF7 thro ugh CNF0 to all ow select ion of the bus mode a nd other configur atio n data o n th e risi ng edge of RESET#.
Epson Research and Development Page 19 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 4.5 MPC821 Chip Selec t Configuration Chip selec t 4 is used to con trol the S1D13708. Th e foll owing opti ons are se lect ed in the base add r ess r egi ster (BR4 ).
Page 20 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 4.
Epson Research and Development Page 21 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 5 Software Test util ities a nd dis play driv ers ar e avai lable fo r the S1 D13708. Ful l source code is avai lab le for b o th th e tes t u tilit ies an d the d riv ers.
Page 22 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 6 Ref erences 6.1 Documents • Motorola Inc., P ower PC MPC821 Por table Systems Mic roproce ssor User’ s Manual , Motorol a Publicat ion no.
Epson Research and Development Page 23 Vancouver Des ign Center Interfacing to the Motorola MPC82 1 Microprocessor S1D13708 Issue Date: 01/11/06 X39A-G-009-01 7 T echnical Suppor t 7.1 EPSO N LCD/CR T Contr oller s (S1 D13708) 7.2 Mot or ola MPC82 1 Pr ocessor • Motorola Desi gn Line, (800) 5 21-6274 .
Page 24 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Motorola MPC821 Microproc esso r X39A-G-009-01 Issue Date: 01/11/06 THIS P AGE LEF T BLANK.
S1D13708 Embedded Memor y LCD Controller Interfacing to the Motor ola MCF5307 "ColdFire" Micr oprocessor Docu ment Numb er: X39A -G-0 10-0 1 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola MCF5307 "ColdFire" Microprocesso r X39A-G-010-01 Issue Date: 01/11/25 THIS P AGE LEF T BL.
Epson Research and Development Page 3 Vancouver Des ign Center Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor S1D13708 Issue Date: 01/11/25 X39A-G-010-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola MCF5307 "ColdFire" Microprocesso r X39A-G-010-01 Issue Date: 01/11/25 THIS P AGE LEF T BL.
Epson Research and Development Page 5 Vancouver Des ign Center Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor S1D13708 Issue Date: 01/11/25 X39A-G-010-01 List o f T ab le s Table 3-1: Host Bus Inte rface Pin Mapping . . . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola MCF5307 "ColdFire" Microprocesso r X39A-G-010-01 Issue Date: 01/11/25 THIS P AGE LEF T BL.
Epson Research and Development Page 7 Vancouver Des ign Center Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor S1D13708 Issue Date: 01/11/25 X39A-G-010-01 1 Introduction This a.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola MCF5307 "ColdFire" Microprocesso r X39A-G-010-01 Issue Date: 01/11/25 2 Interfacing to the MC F5307 2.
Epson Research and Development Page 9 Vancouver Des ign Center Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor S1D13708 Issue Date: 01/11/25 X39A-G-010-01 Figure 2-1 : “MCF5307 Memor y Read Cyc le,” ill ustra tes a typ ical memory rea d cycle on the MCF5307 sys tem bus.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola MCF5307 "ColdFire" Microprocesso r X39A-G-010-01 Issue Date: 01/11/25 caches fr om prog ram or data memory. They are t ypi cal ly not use d for tra nsf er s to or from IO perip heral devi ces s uch as the S1D13708.
Epson Research and Development Page 11 Vancouver Des ign Center Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor S1D13708 Issue Date: 01/11/25 X39A-G-010-01 3 S1D13708 Host Bus Interface The S1D1370 8 di rec tl y s uppo rt s mul tipl e pr oce sso rs .
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola MCF5307 "ColdFire" Microprocesso r X39A-G-010-01 Issue Date: 01/11/25 3.2 Host Bus Interface Signals The Host Bus Inter face req uires the fo llowing si gnals .
Epson Research and Development Page 13 Vancouver Des ign Center Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor S1D13708 Issue Date: 01/11/25 X39A-G-010-01 4 MCF5307 T o S1D13708 Interface 4.1 Har dware Descr iption The inter face betwe en the S1D13708 and th e MCF5307 re quires no extern al glu e logic.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola MCF5307 "ColdFire" Microprocesso r X39A-G-010-01 Issue Date: 01/11/25 4.
Epson Research and Development Page 15 Vancouver Des ign Center Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor S1D13708 Issue Date: 01/11/25 X39A-G-010-01 4.3 Register/Memory Mapping The S1D1370 8 uses two 12 8K byte bloc ks which are sele cted us ing A17 fro m the MCF5307 (A17 i s conne cted to t he S1D137 08 M/R# pin).
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola MCF5307 "ColdFire" Microprocesso r X39A-G-010-01 Issue Date: 01/11/25 5 Softw are Test uti litie s and displ ay dri vers are availabl e for the S1D13708.
Epson Research and Development Page 17 Vancouver Des ign Center Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor S1D13708 Issue Date: 01/11/25 X39A-G-010-01 6 References 6.1 Do cu me nt s • Motorola Inc., MCF5307 Cold Fire® Int egrated Mic roprocess or User’ s Manual , Motorola Public ation no.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola MCF5307 "ColdFire" Microprocesso r X39A-G-010-01 Issue Date: 01/11/25 7 T echnical Suppor t 7.1 EPSON LCD Controll er s (S1D13708) 7.2 Motor o la MCF5 307 Pr ocessor • Motorola Design Line, ( 800) 521-62 74.
S1D13708 Embedded Memor y LCD Controller Connecting to the Sharp HR-TFT Pa n e l s Docu ment Numb er: X39 A-G -011 -01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Connecting to the Sharp HR-TFT Panels S1D13708 Issue Date: 01/11/25 X39A-G-011-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center Connecting to the Sharp HR-TFT Panels S1D13708 Issue Date: 01/11/25 X39A-G-011-01 List o f T ab le s Table 2-1: HR-TFT Power-On/Of f Sequence Timin g . . . . . . . . . . . . . . . . . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 7 Vancouver Des ign Center Connecting to the Sharp HR-TFT Panels S1D13708 Issue Date: 01/11/25 X39A-G-011-01 1 Introduction This appli cation no te descri bes the ha rdware envi ronment require d to connect to the Sharp HR-TFT panels directl y suppor ted by the S1D13708.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 2 Connecting to the Sharp LQ039Q2DS01 HR-TFT 2.1 External P o we r Supplies The S1D13708 prov ides a ll necess ary da ta and cont rol s ignals to connec t to t he Sharp LQ039Q2DS01 320 x 240 HR-TFT pa nel.
Epson Research and Development Page 9 Vancouver Des ign Center Connecting to the Sharp HR-TFT Panels S1D13708 Issue Date: 01/11/25 X39A-G-011-01 2.1.2 Digital/Analog P ower Supplies The digita l p ower supp ly ( V SHD) must be conn ect ed t o a 3.3V su pply.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 2.1.4 A C Gate Driver P owe r Suppl ies The g ate drive low le vel powe r su ppl y ( V EE ) is an AC power suppl y with a DC of fset voltage (off set typi cally -9.
Epson Research and Development Page 11 Vancouver Des ign Center Connecting to the Sharp HR-TFT Panels S1D13708 Issue Date: 01/11/25 X39A-G-011-01 2.2 HR-TF T M OD S i g n a l The HR-TFT panel use s an input signal (MOD) to contr ol the power -on seq uencing of the panel.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 2.3 S 1D13708 to LQ0 39Q2DS01 Pin Mapping Table 2-2: S1D13708 to LQ039Q2DS0 1 Pin Mapping LCD Pin No.
Epson Research and Development Page 13 Vancouver Des ign Center Connecting to the Sharp HR-TFT Panels S1D13708 Issue Date: 01/11/25 X39A-G-011-01 26 B0 FPDAT17 Blue data signa l (LSB) 27 B1 FPDAT16 Bl.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 3 Connecting to the Sharp LQ031B1DDxx HR-TFT 3.
Epson Research and Development Page 15 Vancouver Des ign Center Connecting to the Sharp HR-TFT Panels S1D13708 Issue Date: 01/11/25 X39A-G-011-01 3.1.2 Digital/Analog P ower Supplies The digita l p ower supp ly ( V SHD) must be conn ect ed t o a 3.3V su pply.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 3.3 S 1D13708 to LQ0 31B1DDxx Pin Mapping Table 3-1: S1D13708 to L Q031B1DDxx Pi n Mapping LCD Pin No.
Epson Research and Development Page 17 Vancouver Des ign Center Connecting to the Sharp HR-TFT Panels S1D13708 Issue Date: 01/11/25 X39A-G-011-01 26 B0 FPDAT17 Blue data signal ( LSB) 27 B1 FPDAT16 Bl.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 4 T est Software Test uti litie s and displ ay dri vers are availabl e for the S1D13708. F ull so urce code i s availa ble fo r both t he te st util ities and th e drivers .
Epson Research and Development Page 19 Vancouver Des ign Center Connecting to the Sharp HR-TFT Panels S1D13708 Issue Date: 01/11/25 X39A-G-011-01 5 References 5.1 Do cu me nt s • Sharp Elect ronics Cor porati on, LQ039Q2DS01 Speci ficat ion . • Sharp Elect ronics Cor porati on, LQ031B1DDxx Sp ecifica tion .
Page 20 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to the Sharp HR-TFT Panels X39A-G-011-01 Issue Date: 01/11/25 6 T echnical Suppor t 6.1 EPSON LCD Controll er s (S1D13708) 6.2 Sharp HR-TFT P anel http:/ /www.sharpsma.
S1D13708 Embedded Memor y LCD Controller Interfacing to the Motor ola RedCap2 Docu ment Numb er: X39 A-G -014 -01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 THIS P A GE LEFT BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Interfacing to the Motorola RedCap2 S1D13708 Issue Date: 01/11/06 X39A-G-014-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 THIS P A GE LEFT BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center Interfacing to the Motorola RedCap2 S1D13708 Issue Date: 01/11/06 X39A-G-014-01 List o f T ab le s Table 3-1: Host Bus Inte rface Pin Mapping . . . . . . . . . . . . . . . . . . . . . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 THIS P A GE LEFT BLANK.
Epson Research and Development Page 7 Vancouver Des ign Center Interfacing to the Motorola RedCap2 S1D13708 Issue Date: 01/11/06 X39A-G-014-01 1 Introductio n This appli c ation n ote describes the ha.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 2 Interfacing to the RED CAP2 2.1 The REDCAP2 System Bus REDCAP2 integr ates a RI SC micropr ocessor ( MCU) an d a genera l purpo se digi tal si gnal process or (DSP) on a singl e chip.
Epson Research and Development Page 9 Vancouver Des ign Center Interfacing to the Motorola RedCap2 S1D13708 Issue Date: 01/11/06 X39A-G-014-01 Figure 2-1: “REDCAP2 Memory Read Cycle” on pag e 9 illustrates a typical memory rea d cycle on t he REDCAP2 bus.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 3 S1D13708 Host Bus Interface The S1D13708 i mplement s a 16- bit nati ve REDCAP2 host bus inte rface whic h is us ed to interf ace to th e REDCAP2 process or.
Epson Research and Development Page 11 Vancouver Des ign Center Interfacing to the Motorola RedCap2 S1D13708 Issue Date: 01/11/06 X39A-G-014-01 3.2 Host Bus Interface Si gnals The Hos t Bus In ter fac.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 4 REDCAP2 to S1D13708 Interface 4.1 Har dware Descr iption The inte rface between the S1D13708 a nd the REDCAP2 requi res no ext ernal gl ue logi c.
Epson Research and Development Page 13 Vancouver Des ign Center Interfacing to the Motorola RedCap2 S1D13708 Issue Date: 01/11/06 X39A-G-014-01 4.2 Har dware Connect ions The followi ng table details the con nections for the pins and si gnals of t he REDCAP2.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 Not e Pin 5 and pi n 13 of U2 8 on the ADM must be connected to V DD.
Epson Research and Development Page 15 Vancouver Des ign Center Interfacing to the Motorola RedCap2 S1D13708 Issue Date: 01/11/06 X39A-G-014-01 4.3 S1D137 08 Har d ware Configuration The S1D13708 use s CNF7 thr ough CNF0 to al low sel ection o f the bus mod e and other configur ation d ata on t he ri sing edg e of RESET#.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 4.5 REDCAP2 Chip Selec t Configuration In thi s examp le, Chip Select 1 co ntrols the S1 D13708. The f ollowing optio ns ar e select ed in the CS1 C ontr ol R e gis ter.
Epson Research and Development Page 17 Vancouver Des ign Center Interfacing to the Motorola RedCap2 S1D13708 Issue Date: 01/11/06 X39A-G-014-01 5 Software Test util ities a nd dis play driv ers ar e avai lable fo r the S1 D13708. Ful l source code is avai lab le for b o th th e tes t u tilit ies an d the d riv ers.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 6 Ref erences 6.1 Documents • Motorola Inc., R EDCAP2 Dig ital Sign al Process or Int egrated Wit h MCU Product Specific ations Rev .
Epson Research and Development Page 19 Vancouver Des ign Center Interfacing to the Motorola RedCap2 S1D13708 Issue Date: 01/11/06 X39A-G-014-01 7 T echnical Suppor t 7.1 EPSO N LCD/CR T Contr oller s (S1 D13708) 7.2 Mot oro la REDCAP2 Pr ocessor • Motorola Desi gn Line, (800) 5 21-6274 .
Page 20 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to t he Motorola RedC ap2 X39A-G-014-01 Issue Date: 01/11/06 THIS P A GE LEFT BLANK.
S1D13708 Embedded Memor y LCD Controller Interfacing to 8-bit Pr ocessors Docu ment Numb er: X39 A-G -015 -01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to 8-bit Proce ssors X39A-G-015-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Interfacing to 8 -bit Processors S1D13708 Issue Date: 01/11/25 X39A-G-015-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to 8-bit Proce ssors X39A-G-015-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center Interfacing to 8 -bit Processors S1D13708 Issue Date: 01/11/25 X39A-G-015-01 List o f T ab le s Table 3-1: Host Bus Inte rface Pin Mapping . . . . . . . . . . . . . . . . . . . . . . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to 8-bit Proce ssors X39A-G-015-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 7 Vancouver Des ign Center Interfacing to 8 -bit Processors S1D13708 Issue Date: 01/11/25 X39A-G-015-01 1 Introduction This appli cation no te des cribes t he hard ware and software environment requi red to interfa ce the S1D137 08 Embedded Memory LCD Controlle r and 8-bi t proc essors.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to 8-bit Proce ssors X39A-G-015-01 Issue Date: 01/11/25 2 Interfacing to an 8-bit Pr ocessor 2.
Epson Research and Development Page 9 Vancouver Des ign Center Interfacing to 8 -bit Processors S1D13708 Issue Date: 01/11/25 X39A-G-015-01 3 S1D13708 Host Bus Interface The S1D1370 8 di rec tl y s uppo rt s mul tipl e pr oce sso rs .
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to 8-bit Proce ssors X39A-G-015-01 Issue Date: 01/11/25 3.2 Host Bus Interface Signals The S1D13708 Gene ric # 2 Host Bu s Int erfac e requ ires the f ollowi ng sig nals f rom an 8-b it process or.
Epson Research and Development Page 11 Vancouver Des ign Center Interfacing to 8 -bit Processors S1D13708 Issue Date: 01/11/25 X39A-G-015-01 4 8-Bit Proce ssor to S1D13708 Interface 4.1 Har dware Connect ions The interf ace bet ween the S1D13708 and an 8-bit proc essor requires mini mal glue logi c.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to 8-bit Proce ssors X39A-G-015-01 Issue Date: 01/11/25 4.2 S1D13708 Har dware Configuration The S1D13708 uses CNF7 thro ugh CNF0 to all ow select ion of the bus mode a nd other configur atio n data o n th e risi ng edge of RESET#.
Epson Research and Development Page 13 Vancouver Des ign Center Interfacing to 8 -bit Processors S1D13708 Issue Date: 01/11/25 X39A-G-015-01 5 Software Test util ities a nd dis play driv ers ar e avai lable fo r the S1 D13708. Ful l source code is avai lab le for b o th th e tes t u tilit ies an d the d riv ers.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to 8-bit Proce ssors X39A-G-015-01 Issue Date: 01/11/25 6 Ref erences 6.1 Documents • Epson Resear ch and Developme nt, Inc., S1D1370 8 Hardware Funct ional Speci ficati on , document number X39A-A-00 1-xx.
Epson Research and Development Page 15 Vancouver Des ign Center Interfacing to 8 -bit Processors S1D13708 Issue Date: 01/11/25 X39A-G-015-01 7 T echnical Suppor t 7.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to 8-bit Proce ssors X39A-G-015-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
S1D13708 Embedded Memor y LCD Controller Interfacing to the Motor ola MC68VZ328 Dra gonball Micr oprocessor Document Number: X39A-G-016-0 1 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Moto rola MC68VZ328 Dragonball Microprocesso r X39A-G-016-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Interfacing to the Motorola MC68VZ328 Dragonball Microprocess or S1D1 3708 Issue Date: 01/11/25 X39A-G-016-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Moto rola MC68VZ328 Dragonball Microprocesso r X39A-G-016-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center Interfacing to the Motorola MC68VZ328 Dragonball Microprocess or S1D1 3708 Issue Date: 01/11/25 X39A-G-016-01 List o f T ab le s Table 3-1: Host Bus Inte rface Pin Mapping . . . . . . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Moto rola MC68VZ328 Dragonball Microprocesso r X39A-G-016-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 7 Vancouver Des ign Center Interfacing to the Motorola MC68VZ328 Dragonball Microprocess or S1D1 3708 Issue Date: 01/11/25 X39A-G-016-01 1 Introduction This appli c.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Moto rola MC68VZ328 Dragonball Microprocesso r X39A-G-016-01 Issue Date: 01/11/25 2 Interfacing to the MC 68VZ328 2.
Epson Research and Development Page 9 Vancouver Des ign Center Interfacing to the Motorola MC68VZ328 Dragonball Microprocess or S1D1 3708 Issue Date: 01/11/25 X39A-G-016-01 3 S1D13708 Host Bus Interface The S1D1370 8 directl y support s multipl e proce ssors.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Moto rola MC68VZ328 Dragonball Microprocesso r X39A-G-016-01 Issue Date: 01/11/25 3.2 Host Bus Interface Signals The Host Bus Inter face req uires the fo llowing si gnals .
Epson Research and Development Page 11 Vancouver Des ign Center Interfacing to the Motorola MC68VZ328 Dragonball Microprocess or S1D1 3708 Issue Date: 01/11/25 X39A-G-016-01 4 MC68VZ328 to S1D13708 Interfac e 4.1 Har dware Descr iption The inter fac e b etween t he S1D 13708 an d th e MC68VZ328 doe s not r equ ir es any e xte rn al glue logi c.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Moto rola MC68VZ328 Dragonball Microprocesso r X39A-G-016-01 Issue Date: 01/11/25 4.2 S1D13708 Har dware Configuration The S1D13708 uses CNF7 thro ugh CNF0 to all ow select ion of the bus mode a nd other configur atio n data o n th e risi ng edge of RESET#.
Epson Research and Development Page 13 Vancouver Des ign Center Interfacing to the Motorola MC68VZ328 Dragonball Microprocess or S1D1 3708 Issue Date: 01/11/25 X39A-G-016-01 4.2.1 Register /Memory Mapping The S1D13708 r e quir es two 1 28K byte s egmen ts in memor y for t he d is pla y buffe r a nd i ts internal regist ers.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Moto rola MC68VZ328 Dragonball Microprocesso r X39A-G-016-01 Issue Date: 01/11/25 5 Softw are Test uti litie s and displ ay dri vers are availabl e for the S1D13708.
Epson Research and Development Page 15 Vancouver Des ign Center Interfacing to the Motorola MC68VZ328 Dragonball Microprocess or S1D1 3708 Issue Date: 01/11/25 X39A-G-016-01 6 References 6.1 Do cu me nt s • Motorola Inc., MC68VZ328 DragonBal l-VZ® Int egrated Pr ocessor Us er’s Manual , Motorola Public ation no.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Interfacing to the Moto rola MC68VZ328 Dragonball Microprocesso r X39A-G-016-01 Issue Date: 01/11/25 7 T echnical Suppor t 7.1 EPSON LCD/CR T Contro l ler s (S1D13708) 7.2 Motor o la MC68VZ328 Pr ocessor • Motorola Design Line, ( 800) 521-62 74.
S1D13708 Embedded Memor y LCD Controller Interfacing to the Intel Str ongARM SA-1110 Micr opr ocessor Document Number: X39A-G-019-0 1 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Interfacing to the Intel StrongARM SA-1110 Micr oprocessor S1D13708 Issue Date: 01/11/25 X39A-G-019-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center Interfacing to the Intel StrongARM SA-1110 Micr oprocessor S1D13708 Issue Date: 01/11/25 X39A-G-019-01 List o f T ab le s Table 3-1: Host Bus Inte rface Pin Mapping . . . . . . . . . . . .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
Epson Research and Development Page 7 Vancouver Des ign Center Interfacing to the Intel StrongARM SA-1110 Micr oprocessor S1D13708 Issue Date: 01/11/25 X39A-G-019-01 1 Introduction This appli c ation .
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 2 Interfacing to the Str ongARM SA-1110 Bus 2.
Epson Research and Development Page 9 Vancouver Des ign Center Interfacing to the Intel StrongARM SA-1110 Micr oprocessor S1D13708 Issue Date: 01/11/25 X39A-G-019-01 2.1.3 V ariab le -La t enc y IO Access Cyc les The first nOE asserti on occurs two memor y cycles af ter the as sertion of chip sel ect (nCS3, nCS4, or nCS5).
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 Figure 2 -2: i llus tr ate s a t ypi cal va ri abl e- la tency IO a cc ess wri te cy cl e on t he S A-1110 bu s.
Epson Research and Development Page 11 Vancouver Des ign Center Interfacing to the Intel StrongARM SA-1110 Micr oprocessor S1D13708 Issue Date: 01/11/25 X39A-G-019-01 3 S1D13708 Host Bus Interface The S1D1370 8 di rec tl y s uppo rt s mul tipl e pr oce sso rs .
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 3.2 Host Bus Interface Signal Descri ptions The S1D13708 Ge neric #2 Host Bus I nterface requi res the f ollowing s ignal s.
Epson Research and Development Page 13 Vancouver Des ign Center Interfacing to the Intel StrongARM SA-1110 Micr oprocessor S1D13708 Issue Date: 01/11/25 X39A-G-019-01 4 Str ongARM SA-1110 to S1D13708 Interface 4.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 4.2 S1D13708 Har dware Configuration The S1D13708 uses CNF7 thro ugh CNF0 to all ow select ion of the bus mode a nd other configur atio n data o n th e risi ng edge of RESET#.
Epson Research and Development Page 15 Vancouver Des ign Center Interfacing to the Intel StrongARM SA-1110 Micr oprocessor S1D13708 Issue Date: 01/11/25 X39A-G-019-01 4.
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 4.
Epson Research and Development Page 17 Vancouver Des ign Center Interfacing to the Intel StrongARM SA-1110 Micr oprocessor S1D13708 Issue Date: 01/11/25 X39A-G-019-01 5 Software Test util ities a nd dis play driv ers ar e avai lable fo r the S1 D13708.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 6 Ref erences 6.1 Documents • Intel Corpor ation, Strong ARM® SA-1110 Micropr ocessor Adv anced Devel oper’s Manual, Order Number 278240- 001.
Epson Research and Development Page 19 Vancouver Des ign Center Interfacing to the Intel StrongARM SA-1110 Micr oprocessor S1D13708 Issue Date: 01/11/25 X39A-G-019-01 7 T echnical Suppor t 7.
Page 20 Epson Research and Development Vancouver Des ign Center S1D13708 Interfac ing to the Intel StrongARM SA- 1110 Microproc esso r X39A-G-019-01 Issue Date: 01/11/25 THIS P AGE LEF T BLANK.
S1D13708 Embedded Memor y LCD Controller Connecting to a Micr o- Contr oller via the Indirect Interface Docu ment Numb er: X39 A-G -020 -01 Copyright © 2001 Epson Research and De v elopment, Inc. All Rights Reserved. Inf ormation in this document is subject to change without notice .
Page 2 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 THIS P AGE LEF T BLANK.
Epson Research and Development Page 3 Vancouver Des ign Center Connecting to a Mic ro-Controller via the I ndirect Interface S1D13708 Issue Date: 01/12/12 X39A-G-020-01 T able of Contents 1 Introducti on . . . . . . . . . . . . . . . . . . . . . . . .
Page 4 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 THIS P AGE LEF T BLANK.
Epson Research and Development Page 5 Vancouver Des ign Center Connecting to a Mic ro-Controller via the I ndirect Interface S1D13708 Issue Date: 01/12/12 X39A-G-020-01 List o f T ab le s Table 3- 1: Mode 68 8-Bit Data Host Bus Interfac e Pin Mapping .
Page 6 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 THIS P AGE LEF T BLANK.
Epson Research and Development Page 7 Vancouver Des ign Center Connecting to a Mic ro-Controller via the I ndirect Interface S1D13708 Issue Date: 01/12/12 X39A-G-020-01 1 Introductio n This applic ati.
Page 8 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 2 Interfacing to a Micr o-Contr oller 2.
Epson Research and Development Page 9 Vancouver Des ign Center Connecting to a Mic ro-Controller via the I ndirect Interface S1D13708 Issue Date: 01/12/12 X39A-G-020-01 3 S1D13708 Host Bus Interface The S1D1370 8 directl y support s many micr oprocess or buss es, of wh ich two are Indir ect Interfa ce modes, Mode 68 and Mode 80.
Page 10 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 Table 3- 2: Mode 68 16- Bit Dat.
Epson Research and Development Page 11 Vancouver Des ign Center Connecting to a Mic ro-Controller via the I ndirect Interface S1D13708 Issue Date: 01/12/12 X39A-G-020-01 Table 3-4: Mode 80 16-Bi t Dat.
Page 12 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 3.2 Host Bus Interface Signals The S1D13708 Indirec t Interface mode 68 and 80 host bus int erface requires the following signals from a micro-c ontroll er.
Epson Research and Development Page 13 Vancouver Des ign Center Connecting to a Mic ro-Controller via the I ndirect Interface S1D13708 Issue Date: 01/12/12 X39A-G-020-01 4 Micro-Contr oller to S1D1 3708 Interface 4.
Page 14 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 4.2 S1D13708 Har dware Configuration The S1D13708 uses CNF7 thro ugh CNF0 to all ow select ion of the bus mode a nd other configur atio n data o n th e risi ng edge of RESET#.
Epson Research and Development Page 15 Vancouver Des ign Center Connecting to a Mic ro-Controller via the I ndirect Interface S1D13708 Issue Date: 01/12/12 X39A-G-020-01 4.3 Register/Memory Mapping When the S1D13708 is in Indir ect mode it is not a memory mapped device .
Page 16 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 5 So ftware To im p lem e nt th.
Epson Research and Development Page 17 Vancouver Des ign Center Connecting to a Mic ro-Controller via the I ndirect Interface S1D13708 Issue Date: 01/12/12 X39A-G-020-01 The foll owin g is a C impl em.
Page 18 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 6 Ref erences 6.1 Documents • Epson Resear ch and Developme nt, Inc., S1D1370 8 Hardware Funct ional Speci ficati on , document number X39A-A-00 1-xx.
Epson Research and Development Page 19 Vancouver Des ign Center Connecting to a Mic ro-Controller via the I ndirect Interface S1D13708 Issue Date: 01/12/12 X39A-G-020-01 7 T echnical Suppor t 7.
Page 20 Epson Research and Development Vancouver Des ign Center S1D13708 Connecting to a Micro-Controller via the Indirect I nterface X39A-G-020-01 Issue Date: 01/12/12 THIS P AGE LEF T BLANK.
デバイスEpson S1D13708の購入後に(又は購入する前であっても)重要なポイントは、説明書をよく読むことです。その単純な理由はいくつかあります:
Epson S1D13708をまだ購入していないなら、この製品の基本情報を理解する良い機会です。まずは上にある説明書の最初のページをご覧ください。そこにはEpson S1D13708の技術情報の概要が記載されているはずです。デバイスがあなたのニーズを満たすかどうかは、ここで確認しましょう。Epson S1D13708の取扱説明書の次のページをよく読むことにより、製品の全機能やその取り扱いに関する情報を知ることができます。Epson S1D13708で得られた情報は、きっとあなたの購入の決断を手助けしてくれることでしょう。
Epson S1D13708を既にお持ちだが、まだ読んでいない場合は、上記の理由によりそれを行うべきです。そうすることにより機能を適切に使用しているか、又はEpson S1D13708の不適切な取り扱いによりその寿命を短くする危険を犯していないかどうかを知ることができます。
ですが、ユーザガイドが果たす重要な役割の一つは、Epson S1D13708に関する問題の解決を支援することです。そこにはほとんどの場合、トラブルシューティング、すなわちEpson S1D13708デバイスで最もよく起こりうる故障・不良とそれらの対処法についてのアドバイスを見つけることができるはずです。たとえ問題を解決できなかった場合でも、説明書にはカスタマー・サービスセンター又は最寄りのサービスセンターへの問い合わせ先等、次の対処法についての指示があるはずです。