Cypress SemiconductorメーカーNoBL CY7C1355Cの使用説明書/サービス説明書
ページ先へ移動 of 28
9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL™ Architecture CY7C1355C CY7C1357C Cypress Semiconductor Corpora tion • 198 Champion Cou rt • San Jose , CA 95134-1 709 • 408-943-2 600 Document #: 38-05539 Rev .
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 2 of 28 1 2 C MODE BW A BW B WE CE1 CE2 CE3 OE READ LOGIC DQs DQP A DQP B DQP C DQP D MEMORY ARRAY E INPUT REGISTER BW C BW D ADDRESS REGISTER WR.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 3 of 28 Pin Configurations 100-Pin TQFP Pinout A A A A A1 A0 NC/288M NC/144M V SS V DD NC/36M A A A A A A DQP B DQ B DQ B V DDQ V SS DQ B DQ B DQ.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 4 of 28 Pin Configurations (continued) 100-Pin TQFP Pinout A A A A A1 A0 NC/288M NC/144M V SS V DD NC/36M A A A A A A A NC NC V DDQ V SS NC DQP A.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 5 of 28 Pin Configurations (continued) 234 5 67 1 A B C D E F G H J K L M N P R T U V DDQ NC/576M NC/1G DQP C DQ C DQ D DQ C DQ D AA A A NC/18M V.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 6 of 28 Pin Configurations (continued) 165-Ball FBGA Pinout (3 Chip enable with JT AG) CY7C1355C (256K x 36 ) 234 56 7 1 A B C D E F G H J K L M .
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 7 of 28 Pin Definitions Name I/O Description A 0 , A 1 , A Input- Synchronous Address In puts used to select one of the addres s locations . Sampled at the rising edge of the CLK. A [1:0] are fed to the two-bit burst counter .
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 8 of 28 Functional Overview The CY7C1355C/CY7C1357C is a synch ronous flow-through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers contro lled by the rising edge of the clock.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 9 of 28 precautio n, DQ s and DQP X ar e automat ically tri -stat ed during the data portion of a write cycle, regardless of the state of OE .
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 10 of 28 NOP/WRITE ABORT (Begin Burs t) None L H L L L L H X L L->H Tri-S tate WRITE ABORT (Continue Burst) Next X X X L H X H X L L->H Tri.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 1 1 of 28 IEEE 1 149.1 Serial Boundary Scan (JT AG) The CY7C1355C/CY7C1357C incorpora tes a serial boundary scan test access port (T AP) in the BGA package only . The TQFP package does not offer this functionality .
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 12 of 28 Diagram. Upon power-up, the instruction register is loaded with the IDCODE in struction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in th e pre v i o us section.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 13 of 28 T AP Timing T AP AC Switching Characteristics Over the Operating Range [10, 1 1] Parameter Description Min.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 14 of 28 3.3V T AP AC T est Conditions Input pulse levels ......... .............. ......................... V SS to 3.3V Input rise and fall times ......... .............. ...................... .
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 15 of 28 Scan Register Sizes Register Name Bit Size (x36) Bit Size (x18) Instruction 3 3 Bypass 1 1 ID 32 32 Boundary Scan Order (1 19-ball BGA p.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 16 of 28 1 19-ball BGA Boundary Scan Order CY7C1355C (256K x 36) CY7C1357C (512K x 18) Bit# ball ID Signal Name Bit# ball ID Signal Name Bit# bal.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 17 of 28 165-ball FBGA Boundary Scan Order CY7C1355C (256K x 36) CY7C1357C (512K x 18) Bit# ball ID Signal Name Bit# ball ID Signal Name Bit# bal.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 18 of 28 Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) S torage T emperature ............. .............. ...... –65°C to +150°C Ambient T emp erature with Power Applied .
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 19 of 28 Cap acit ance [15] Parameter Description T est Conditions 100 TQFP Max. 11 9 B G A Max.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 20 of 28 Switching Characteristics Over the Operating Range [16, 17] Parameter D escription –133 –100 Unit Min. Max. Min. Max. t POWER V DD (T ypical) to the First Access [18] 11 m s Clock t CYC Clock Cycle T ime 7.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 21 of 28 Switching W aveforms Read/Write W aveforms [22, 23, 24] Notes: 22. For this waveform ZZ is tied LOW . 23. When CE is LOW , CE 1 is LOW, CE 2 is HIGH and CE 3 is LOW . When CE is HIGH, CE 1 is HIGH or CE 2 is LOW or CE 3 is HIGH.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 22 of 28 NOP , ST ALL and DESELECT Cycles [22, 23 , 25 ] Note: 25. The IGNORE CLOCK EDGE or ST ALL cycle (Clock 3) illustrates CEN being used to create a pau se. A write is not performed durin g this cycle .
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 23 of 28 ZZ Mode T iming [26, 27] Notes: 26. Device must be deselected when entering ZZ mode. See tru th ta ble for all possible signal conditions to deselect t he device. 27. DQs are in high-Z when e xiting ZZ sleep mode.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 24 of 28 Ordering Information Not all of the speed, package and temperature ranges are available. Please co ntact your local sales representative or visit www .cypress .com for actua l produc t s offered.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 25 of 28 Package Diagrams NOTE: 1. JEDEC STD REF MS-026 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE 3.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 26 of 28 Package Diagrams (continued) 1.27 20.32 2 16 5 4 37 L E A B D C H G F K J U P N M T R 12.00 19.50 30° TYP. 2.40 MAX. A1 CORNER 0.70 REF. U T R P N M L K J H G F E D C A B 21 43 65 7 Ø1.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 27 of 28 © Cypress Semi con duct or Cor po rati on , 20 06 . The information contained he re i n is su bj ect to ch ange withou t n oti ce. C ypr ess S em ic on duct or Corporation assumes no responsib ility f or the u se of any circuitry o ther than circui try embodied i n a Cypress prod uct.
CY7C1355C CY7C1357C Document #: 38-05539 Rev . *E Page 28 of 28 Document History Page Document Title: CY7C1355C/CY7C1357C 9-Mbit (256 K x 36/512 K x 18) Flow-Through S RAM with NoBL™ Architecture Document Number: 38-05539 REV . ECN NO. Issue Date Orig.
デバイスCypress Semiconductor NoBL CY7C1355Cの購入後に(又は購入する前であっても)重要なポイントは、説明書をよく読むことです。その単純な理由はいくつかあります:
Cypress Semiconductor NoBL CY7C1355Cをまだ購入していないなら、この製品の基本情報を理解する良い機会です。まずは上にある説明書の最初のページをご覧ください。そこにはCypress Semiconductor NoBL CY7C1355Cの技術情報の概要が記載されているはずです。デバイスがあなたのニーズを満たすかどうかは、ここで確認しましょう。Cypress Semiconductor NoBL CY7C1355Cの取扱説明書の次のページをよく読むことにより、製品の全機能やその取り扱いに関する情報を知ることができます。Cypress Semiconductor NoBL CY7C1355Cで得られた情報は、きっとあなたの購入の決断を手助けしてくれることでしょう。
Cypress Semiconductor NoBL CY7C1355Cを既にお持ちだが、まだ読んでいない場合は、上記の理由によりそれを行うべきです。そうすることにより機能を適切に使用しているか、又はCypress Semiconductor NoBL CY7C1355Cの不適切な取り扱いによりその寿命を短くする危険を犯していないかどうかを知ることができます。
ですが、ユーザガイドが果たす重要な役割の一つは、Cypress Semiconductor NoBL CY7C1355Cに関する問題の解決を支援することです。そこにはほとんどの場合、トラブルシューティング、すなわちCypress Semiconductor NoBL CY7C1355Cデバイスで最もよく起こりうる故障・不良とそれらの対処法についてのアドバイスを見つけることができるはずです。たとえ問題を解決できなかった場合でも、説明書にはカスタマー・サービスセンター又は最寄りのサービスセンターへの問い合わせ先等、次の対処法についての指示があるはずです。