IntelメーカーBX80637I53350Pの使用説明書/サービス説明書
ページ先へ移動 of 56
Reference Number: 32676 6 Desktop 3rd Generation Intel ® Core™ Processor Family Specification Update September 2013 Revision 015.
2 Specification Update INFORMA TION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WI TH INTEL PRODUCTS. NO LICENSE, EXP RESS OR IMPLIED, BY ESTOPPEL OR OTHER WISE, TO ANY INTELLECTUAL PROPERTY RI GHTS IS GRANTED BY THIS DOCUMENT .
Contents Specification Update 3 Contents Revision History ................ ............ ................. ............. ............ ................. ............ ............ 5 Preface .................. ............. ................ ............. .
Contents 4 Specification Update.
Specification Update 5 Revision History Revision Description Date 001 • Initial Release. April 2012 002 • Added Err ata BV68–BV83 • Updated Proc essor Identi fication T able May 2012 003 • A.
6 Specification Update Preface This document is an update to the specifications contained in the Affected Documents table below . This document is a compilation of device and documentation errata, specification clarifications and changes.
Specification Update 7 Nomenclature Errata are design defects or errors. These may cause the processor behavior to deviate from published specifications. Hardware and softw are designed to b e used with any giv en stepping must assume that all errata documented for that stepping are present on all devices.
8 Specification Update Summary Tables of Changes The following tables indicate the errata , specification changes, specification clarifications, or documentation changes which apply to the processor .
Specification Update 9 BV7 XX X N o F i x General Protection Fault (#GP) for Inst ructions Greater th an 15 Bytes May be Preempted BV8 XX X N o F i x LBR, BTS, BTM May Report a Wrong Address when an E.
10 Specification Update BV33 XX X N o F i x Clock Modulation Duty Cycle Cannot be Progra mmed to 6.25% BV34 XX X N o F i x Processor May Fail to Acknowledge a TLP Req uest BV35 XX X N o F i x An Unexp.
Specification Update 11 BV60 XX X N o F i x The Processor May Not Comply With PCIe* Equalization Preset Reflection Requirements for 8 GT/s Mode of Operation BV61 XX X N o F i x Processor May Issue PCI.
12 Specification Update BV90 XX X N o F i x During Package Power St ates Repeate d PCIe* and/or DMI L1 Transitions May Cause a System BV91 XX X N o F i x Instruction Fetches Page-T able Walks Ma y be .
Specification Update 13 § § Documentation Changes Number DOCUMENTAT ION CH AN GES BU1 On-Demand Clock Modulation Feature Clarification.
14 Specification Update Identification Information Component Identification us ing Programmin g Interface The processor stepping can be identified by the following register contents: Notes: 1.
Specification Update 15 Component Marking Information The processor stepping can be identified by the following component markings. Figure 1. Processor Production Top-side Markings (Example) Table 1.
16 Specification Update SR0P3 i5-3550S E-1 000306A9h 3 / 1600 / 650 4 core: 3.3 3 core: 3.4 2 core: 3.6 1 core: 3.7 6 3,4,5,6 SR0PM i5-3570K E-1 000306A9h 3.4 / 1600 / 650 4 core: 3.6 3 core: 3.7 2 core: 3.8 1 core: 3.8 64 , 6 SR0P0 i5-3550 E-1 000306A9h 3.
Specification Update 17 SR0PC E3-1290V2 E-1 000306A9h 3.7 / 1600 / 0 4 core: 3.8 3 core: 3.9 2 core: 4 1 core: 4.1 8 2,3,4,5,6 SR0P7 E3-1280V2 E-1 000306A9h 3.6 / 160 0 / 0 4 core: 3.7 3 core: 3.8 2 core: 3.9 1 core: 4 8 2,3,4,5,6 SR0PA E3-1275V2 E-1 000306A9h 3.
18 Specification Update SR0RG i3-3220 L -1 00 0306A9h 3.3 / 1600 / 650 4 core: N/A 3 core: N/A 2 core: N/A 1 core: 3.3 32 , 4 SR0RE i3-3220T L -1 000306A9h 2.8 / 1600 /650 4 core: N/A 3 core: N/A 2 core: N/A 1 core: 2.8 32 , 4 SR0RF i3-3225 L -1 000306A9h 3.
Specification Update 19 SR0PL i7-3770K E-1 000306A9h 3.5/ 1600/ 650 4 core: 3.7 3 core: 3.8 2 core: 3.9 1 core: 3.9 82 , 4 , 6 SR0PN i7-3770S E-1 000306A9h 3.1/ 1600/ 650 4 core: 3.5 3 core: 3.6 2 core: 3.8 1 core: 3.9 8 2,3,4,5,6 SR0PQ i7-3770T E-1 000306A9h 2.
20 Specification Update Notes: 1. This column indic ates max imum I ntel ® T urbo Boost T echnology 2.0 fr equency (GHz) for 4,3, 2 or 1 cores active respectiv ely . 2. Intel ® Hyper- Threading T echnology enabled. 3. Intel ® T rusted Ex ecution T echnology (Intel ® TXT) enabled.
Specification Update 21 Errata BV1. The Processor May Report a #TS Instead of a #GP Fault Problem: A jump to a busy TSS (T ask -State Segment) ma y cause a #TS (inv alid TSS ex ception) instead of a #GP f ault (gener al protection exception). Implication: Operation systems that access a busy T SS may get in valid T SS fault instead of a #GP fault.
22 Specification Update BV4. Performance Monitor SSE Retired Instructions May Return Incorrect Values Problem: Performance Monitoring counter SIMD_INST_RETIRED (Event: C 7H) is used to tr ack retired SSE instructions. Due to this erratum, the processor may also count other types of instructions resulting in higher than expected values.
Specification Update 23 BV8. LBR, BTS, BTM May Report a Wrong Address when an Exception/ Interrupt Occurs in 64-bit Mode Problem: An exception/interrupt ev ent should be transparent to the LBR (Last Branch R ecord), B T S (Branch T race Store) and B TM (Branch T r ace Message) mechanisms.
24 Specification Update BV11. EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation Change Problem: This erratum is regarding the case where pa ging structu res are modifi ed to change a linear address from writable to non-writable without software perfo rming an appropriate TLB inv alidation.
Specification Update 25 BV13. MCi_Status Overflow Bit May Be In correctly Set on a Single Instance of a DTLB Error Problem: A single Data T ranslation Look Aside Buffer (D TLB) error can incorrectly set the Overflow (bit [62]) in the MCi_Status regist er .
26 Specification Update BV17. PEBS Record not Upda ted when in Probe Mode Problem: When a performance monitoring counter is configured for PEBS (Precise Ev e nt Based Sampling), overflows of the counter can result in stor age of a PEBS record in the PEBS buffer .
Specification Update 27 BV21. #GP on Segment Selector Desc riptor that Straddles Canonical Boundary May Not Provide Correct Exception Error Code Problem: During a #GP (General Protection Exception), the processor pushes an error code on to the exception handler’s stack.
28 Specification Update BV24. Chang ing the Memory Type f or an In-Use Page Translation May Lead to Memory-Ordering Violations Problem: Under complex microarchitectural conditions, if softw are change.
Specification Update 29 BV27. Fault Not Reported Wh en Setting Reserved Bits of Intel® VT-d Queued Invalidation Descriptors Problem: Reserv ed bits in the Queued Inv alidation descriptors of Intel VT.
30 Specification Update BV30. Spurious Interrupts M ay be Gene rated From the Intel® VT-d Remap Engine Problem: If software clears the F (F ault) bit 127 of the F ault Recording Register (FRCD_REG at.
Specification Update 31 BV34. Processor May Fail to Acknowledge a TLP Request Problem: When a PCIe root port’s receiver is in R e ceiver L0s power state and the port initiates a Re covery event, it will issue T raining Sets to the link partner . The link partner will respond by initiating an L0s exit sequence.
32 Specification Update BV38. PerfMon Overflo w Status Can Not be Cle ared After Certain Condition s Have Occurred Problem: Under very specific timing conditions, if software tries to disable a P erfMon counter through MSR IA32_PERF_GLOBAL_CTRL (0x38F) or through the per-counter event- select (e.
Specification Update 33 BV41. PCI Express * Differential Peak-Peak Tx Vo ltage Swing May Violate the Specification Problem: Under certain conditions, including extrem e voltage and temperature, the peak -peak voltage may be higher than the specification.
34 Specification Update BV44. IA32_FEAT URE_C ONTROL MSR May be Uninitialized on a Cold Reset Problem: IA32_FEA TURE_CONTROL MSR (3Ah) may have random v alues after RESET (including the reserved and Lock bits), and th e read-mod ify -write of the reserved bits and/or the Lock bit being incorrectly set may cause an unexpected GP fault.
Specification Update 35 BV48. 64-bit REP MOVSB/STOSB May Clea r The Upper 32-bits of RCX, RDI And RSI Before Any Data is Transferred Problem: If a REP MOVSB/STOSB is executed in 64-bit mode with an ad.
36 Specification Update BV52. Instructions Retired Event Ma y Over Count Execution of IRE T Instructions Problem: Under certain conditions, the performance monitoring event Instructions Retired (Event C0H, Unmask 00H) may over count the ex ecution of IRET instruction.
Specification Update 37 BV56. PCI Express* Gen3 Receiver Re turn Loss May Exce ed Specifications Problem: The PCIe Base Specification includes a graph that sets requirements for maximum receiver return loss v ersus frequency .
38 Specification Update BV59. PCIe* May Associate Lanes That Are Not Part of Initial Link Training to L0 During Upconfiguration Problem: The processor should not associate any lane s that were not part o f the initial link training in subsequ ent upconfiguration requests from an endpoint.
Specification Update 39 BV63. PCIe* Root-port Initiated Comp liance State Transmitter Equalization Settings May be Incorrect Problem: If the processor is directed to enter PCIe P olling.
40 Specification Update BV67. MSR_PKG_C x_ RESIDENCY MSRs May Not be Accurate Problem: If the processor is in a package C-state fo r an extended period of time (greater than 40 seconds) with no wak e events, the value in the MSR_PKG_C{2,3,6,7}_RESIDENCY MSRs (60D H and 3F8H–3F AH) will not be accurate.
Specification Update 41 BV71. PCIe* Root Port May No t Initiate Link Speed Change Problem: The PCIe Base specification requires the up stream component to maintain the PCIe link at the target link speed or the highest sp eed supported by both components on the link, whichever is lower .
42 Specification Update BV74. VM Exits Due to “NMI-Window Exit ing” May Not Occur Following a VM Entry to the Shutdown State Problem: If VM entry is made with the “virtual NM Is” and “NMI -w.
Specification Update 43 BV77. PCIe* Controller May Not Enter Loopback Problem: The PCIe controller is expected to enter loo pback if any lane in the link receives two consecutive TS1 ordered sets with the Loopba ck bit set.
44 Specification Update BV81. PCIe* Link May Fail Li nk Width Upconfiguration Problem: The processor supports PCIe Hardware Au tonomous Width management, in which a PCIe link can autonomously vary its width. Du e to this erratum, a link that performs a speed change while in a reduced width may no longer be able to return to a wider link width.
Specification Update 45 BV85. Performance-C ounter Overflow Ind ication May Cause Und esire d Behavior Problem: Under certain conditions (listed below) when a performance counter ov erflows, its overflow indication ma y remain set indefinitely .
46 Specification Update BV88. Concurrently Changing the Memory Type and Page Size May Lead to a System Hang Problem: Under a complex set of microarchitectural conditions, the system may hang if softwa.
Specification Update 47 BV92. The Processor May No t Properly Execute Code Modif ied Using A Floati ng- Point Sto r e Problem: Under complex internal conditions, a floating-point store used to modify the next sequential instruction may result in the old instruction being ex ecuted instead of the new instruction.
48 Specification Update BV96. IA32_MC5_C TL2 is Not C leared by a W arm Rese t Problem: IA32_MC5_CTL2 MS R (285H) is documented to be cleared on any reset.
Specification Update 49 BV98. Performan ce Monitor Cou n ter s May Produce Incorrect Results Problem: When operating with SMT enabled, a memory at-retirement performance monitoring event (from the lis.
50 Specification Update BV100. Spurious VT-d Interrupts Ma y Occur When the PFO Bit is Set Problem: When the PFO (Primary F ault Overflow) field (bit [0] in the VT -d FSTS [Fault Status] register) is set to 1, further faults sho u ld not gener ate an interrupt.
Specification Update 51 BV104. EPT Violations Ma y Report Bi ts 11:0 of Guest Linear Address Incorrectly Problem: If a memory access to a linear address requires the processo r to update an accessed o.
52 Specification Update BV108. Virtual-APIC Page Accesses Wi th 32-Bit PAE Paging May Cause a System Crash Problem: If a logical proc essor has EPT (Extended Pa ge T ables) enabled, is using 32-bit P .
Specification Update 53 Specification Changes The Specification Changes listed in this section apply to the following documents: •I n t e l ® 64 and IA-32 Architectures Software Developer’s Manua.
54 Specification Update Specification Clarifications The Specification Clarifications listed in this section may apply to the following documents: •I n t e l ® 64 and IA-32 Architectures Software D.
Specification Update 55 Documentation Changes The Documentation Changes listed in this section apply to the following documents: •I n t e l ® 64 and IA-32 Architectures Software Developer’s Manua.
56 Specification Update § § DisplayFamily_Displa yModel DisplayFamily_Display Model DisplayFamily_Displa yModel DisplayFamily_Display Model 0F_xx 06_1C 06_1A 06_1E 06_1F 06_25 06_26 06_27 06_2C 06_2.
デバイスIntel BX80637I53350Pの購入後に（又は購入する前であっても）重要なポイントは、説明書をよく読むことです。その単純な理由はいくつかあります：
Intel BX80637I53350Pをまだ購入していないなら、この製品の基本情報を理解する良い機会です。まずは上にある説明書の最初のページをご覧ください。そこにはIntel BX80637I53350Pの技術情報の概要が記載されているはずです。デバイスがあなたのニーズを満たすかどうかは、ここで確認しましょう。Intel BX80637I53350Pの取扱説明書の次のページをよく読むことにより、製品の全機能やその取り扱いに関する情報を知ることができます。Intel BX80637I53350Pで得られた情報は、きっとあなたの購入の決断を手助けしてくれることでしょう。
Intel BX80637I53350Pを既にお持ちだが、まだ読んでいない場合は、上記の理由によりそれを行うべきです。そうすることにより機能を適切に使用しているか、又はIntel BX80637I53350Pの不適切な取り扱いによりその寿命を短くする危険を犯していないかどうかを知ることができます。
ですが、ユーザガイドが果たす重要な役割の一つは、Intel BX80637I53350Pに関する問題の解決を支援することです。そこにはほとんどの場合、トラブルシューティング、すなわちIntel BX80637I53350Pデバイスで最もよく起こりうる故障・不良とそれらの対処法についてのアドバイスを見つけることができるはずです。たとえ問題を解決できなかった場合でも、説明書にはカスタマー・サービスセンター又は最寄りのサービスセンターへの問い合わせ先等、次の対処法についての指示があるはずです。
