IntelメーカーS3420GPの使用説明書/サービス説明書
ページ先へ移動 of 136
Intel Server Board S3420 ® GP T echnical Product S pecification Intel order numbe Revision 1.0 August 2009 Enterprise Platforms and Services Division r E65697-003.
Revision History IntelP®P Server Board S3420GP TPS Revision History Date Revis ion Number Modifications Feb. 2009 0.3 Initial version May 2009 0.5 Update July.
IntelP®P Server Board S3420GP TPS Disclaimers Disclaimers Information in this document is provided in connection with Intel ® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.
Table of Contents IntelP®P Server Board S3420GP TPS Table of Contents 1. Introduction ................................................................................................................... ....... 2 1.1 Chapter Outline ..................
IntelP®P Server Board S3420GP TPS Table of Contents 3.6.5 Keyboard and Mouse Support ............................................................................... 26 3.6.6 Wake-up Control ............................................................
Table of Contents IntelP®P Server Board S3420GP TPS 6.3.1 Intel ® Remote Management Module 3 (Intel ® RMM3) Connector .......................... 66 6.3.2 LCP / IPMB Header ............................................................................
IntelP®P Server Board S3420GP TPS Table of Contents 9.4.2 Standby Outputs .................................................................................................... 89 9.4.3 Remote Sense .....................................................
List of Figures IntelP®P Server Board S3420GP TPS List of Figures Figure 1. Intel ® Server Board S3420GPLX Picture ....................................................................... 3 Figure 2. Intel ® Server Board S3420GP Layout .............
IntelP®P Server Board S3420GP TPS List of Figures Figure 33. Setup Utility – Network Device Order Screen Display ............................................... 62 Figure 34. Setup Utility – Boot Manager Screen Display ...........................
List of Tables IntelP®P Server Board S3420GP TPS List of Tables Table 1. Intel ® Server Board S3420GP Feature Set ..................................................................... 1 Table 2. Major Board Components ...............................
IntelP®P Server Board S3420GP TPS List of Tables Table 33. SSI Processor Power Connector Pin-out (J9C1) ........................................................ 66 Table 34. Intel ® RMM3 Connector Pin-out (J2C1) .....................................
List of Tables IntelP®P Server Board S3420GP TPS Table 67. POST Progress Code LED Example ........................................................................ 109 Table 68. Diagnostic LED POST Code Decoder ........................................
IntelP®P Server Board S3420GP TPS List of Tables <This page intentionally left blank.> Revision 1.0 Intel order number E65697-003 xiii.
Introduction IntelP®P Server Board S3420GP TPS 1. Introduction This Technical Product Specification (TPS) provides board specific information detailing the features, functionality, and high-level architecture of the Intel ® Server Board S3420GP.
IntelP®P Server Board S3420GP TPS Overview 2. Overview The Intel ® Server Board S3420GP is a monolithic printed circuit board (PCB) with features designed to support entry-level severs. It has three board SKUs: S3420GPLX, S3420GPLC, and S3420GPV. 2.
Overview IntelP®P Server Board S3420GP TPS Feature Description Add-in PCI Card, PCI Express* Card • Intel® Server Board S3420GPLX Slot1: One 5V PCI 32 bit / 33 MHz connector. Slot2: One PCI Express* G en1 x4 (x1 throughput) connector. Slot3: One PCI Express* G en1 x8 (x4 throughput) connector.
IntelP®P Server Board S3420GP TPS Overview 2.2 Server Board Layout Figure 1. Intel ® Server Board S3420GPLX Picture Revision 1.0 Intel order number E65697-003 3.
Overview IntelP®P Server Board S3420GP TPS 2.2.1 Server Board Connector and Component Layout The following figure shows the board layout of the server board. Each connector and major component is identified by a number or letter, and 2 provides the description.
IntelP®P Server Board S3420GP TPS Overview Table 2. Major Board Components Description Description A Slot 1, 32 Mbit/33 MHz PCI Q System FAN2 and System FAN 3 B Slot 2, PCI Express* Gen1 x1 (x4 conne.
Overview IntelP®P Server Board S3420GP TPS 2.2.2 Intel ® Server Board S3420GP Mechanical Drawings Figure 3. Intel ® Server Board S3420GP – Key Connector and LED Indicator IDENTIFICATION Revision 1.
IntelP®P Server Board S3420GP TPS Overview Figure 4. Intel ® Server Board S3420GP – Hole and Component Positions Revision 1.0 Intel order number E65697-003 7.
Overview IntelP®P Server Board S3420GP TPS Figure 5. Intel ® Server Board S3420GP – Major Connector Pin Location (1 of 2) Revision 1.0 Intel order number E65697-003 8.
IntelP®P Server Board S3420GP TPS Overview Figure 6. Intel ® Server Board S3420GP –Major Connector Pin Location (2 of 2) Revision 1.0 Intel order number E65697-003 9.
Overview IntelP®P Server Board S3420GP TPS Figure 7. Intel ® Server Board S3420GP – Primary Side Keepout Zone Revision 1.0 Intel order number E65697-003 10.
IntelP®P Server Board S3420GP TPS Overview Figure 8. Intel ® Server Board S3420GP – Secondary Side Keepout Zone Revision 1.0 Intel order number E65697-003 11.
Overview IntelP®P Server Board S3420GP TPS 2.2.3 lowing f t of the rear I/O components for the server board. Server Board Rear I/O Layout The fol igure shows the layou A Serial Port A C NIC Port 1 (1 Gb) and Dual USB Port Connector B Video D NIC port 2 (1 Gb) and Dual USB Port Connector Figure 9.
IntelP®P Server Board S3420GP TPS Functional Architecture 3 nct . Fu ional Architecture The architecture and design of the Intel ® Server Board S3420GP is based on the Intel ® 3420 Chipset. The chipset is designed for systems based on the Intel ® Xeon ® processor in the FC- LGA 1156 socket package.
Functional Architecture IntelP®P Server Board S3420GP TPS 61 2 FLASH FLASH LPC SERIAL 1 SATA-II PCI32 6 onboard 9.6" S3420GPLC Block Diagram ATX - 12" x Not 1.
IntelP®P Server Board S3420GP TPS Functional Architecture The server 3.1.2 Intel Turbo Boost Technology Inte Boost certain processors in the Intel ® Xeon ® Processor ster than the marked frequency if the processor is operating below power, temperature, and current limits.
Functional Architecture IntelP®P Server Board S3420GP TPS frequency can be 1066/1333 MHz. All RDIMMs and UDIMMs include ECC (Error Correction Code) operation. Various speeds and memory technologies are supported. RAS (Reliability, Availability, and Serviceability) is not supported on the Intel ® Server Board S3420GP.
IntelP®P Server Board S3420GP TPS Functional Architecture Memory BIST, the system acts as if no memory is available, beeping and halting with itialization process is unable to properly perform the DQ/DQS training on a memory channel, the BIOS emits a beep code and displays POST Diagnostic LED code 0xEA momentarily during the beeping.
Functional Architecture IntelP®P Server Board S3420GP TPS offered by the Intel ® S3420 I/O Hub and a variably-sized Memory Mapped I/O region for the PCI Express* functions. 3.2.3.2 High-Memory Reclaim When 4 GB or more o f physical memory is installed (physical memory is the memory installed 3 DIMM mory is lost.
IntelP®P Server Board S3420GP TPS Functional Architecture 3.2.5.1 TableMemory Subsystem Operating Frequency Determinat The rules for determining the operating frequency of the memory channels are simple, but not necessarily straightforward.
Functional Architecture IntelP®P Server Board S3420GP TPS You must observe the following general rules when selecting and configuring memory to obtain the best performance from the system. 1. DDR3 RDIMMs must always be populated using a fill-farthest method .
IntelP®P Server Board S3420GP TPS Functional Architecture 3.3 Intel ® 3420 Chipset PCH The Intel ® 3420 Chipset component is the Platform Controller Hub (PCH).
Functional Architecture IntelP®P Server Board S3420GP TPS When operating with two PCI Express* controllers, each controller can operate at either 2.5 GT/s or 5.0 GT/s. The PCI Express* architecture is specified in three layers: Transaction Layer, Data Link Layer, and Physical Layer.
IntelP®P Server Board S3420GP TPS Functional Architecture The BIOS supports USB 2.0 mode of operation, and as such supports USB 1.1 and USB 2.0 re-boot phase, the BIOS automatically supports the hot .
Functional Architecture IntelP®P Server Board S3420GP TPS 12 10-bit ADCs Eight Fan Tachometers Four PWMs JTAG Master 50 Serial Ports Serial IRQ Support The Pilot II contains an in.
IntelP®P Server Board S3420GP TPS Functional Architecture ARM926EJ-S 16K D & I Cache Interrupt Controller Fan Tach (12) PWM (4) ADC Thermal USB 1.
Functional Architecture IntelP®P Server Board S3420GP TPS • Give the customer the option to add a dedica the product. ted management 100 Mbit LAN interface to o support ble 5. Optional RMM3 Advanced Management Board Features • Provide additional flash space, enabling the Advanced Management functions t WS-MAN and CIMON.
IntelP®P Server Board S3420GP TPS Functional Architecture 3.6.6 The super I/O contains functionality that allows various events to power on and power off the system 3.7 The server board includes a video controller in an on-board Server Engines* Integrated Baseboard Management Controller along with 64 MB of video DDR2 SDRAM.
Functional Architecture IntelP®P Server Board S3420GP TPS Onboard Video Enabled Disabled Onboard video controller. Warning: System video is completely disabled if this option is disabled and an add-in video adapter is not installed.
IntelP®P Server Board S3420GP TPS Functional Architecture NIC 2 MAC address – Assigned the NIC 1 MAC address +1 g three MAC addresses assigned to it at NIC 1 MAC address C 1 MAC address +1 igned to it at the Intel factory: ® ® I/O Acceleration Technology.
Platform Management IntelP®P Server Board S3420GP TPS 4. Plat form Management The platform management subsystem is based on the Integrated BMC features of the ServerEngines* Pilot II.
IntelP®P Server Board S3420GP TPS Platform Management ccess to a SEL. System event log (SEL) device functionality: The Integrated BMC supports and provides a Sensor device record (SDR) repository device functionality: The Integrated BMC em SDRs.
Platform Management IntelP®P Server Board S3420GP TPS Power unit management: Support for power unit sensor. The Integrated Baseboard anagement Controller (Integrated BMC) handles power-good dropout conditions.
IntelP®P Server Board S3420GP TPS Platform Management 4.2.2.3 Availa Up to two remote KVM sessions are supported. The default inactivity timeout is 30 minutes; r, chan b l system remote KVM is not deactiv KVM sessions persist across system reset but not across an AC power loss.
Platform Management IntelP®P Server Board S3420GP TPS 4.2.4 Web Services for Management (WS-MAN) hentication Protocol (LDAP) l for us ords and sessions are not d Webserver The te authentication is handled by IPMI user names and passwords. Base functionality for the embedd w The e See p 4.
IntelP®P Server Board S3420GP TPS BIOS User Interface 5. BIOS User Interface 5.1 n The ostic Screen displays in o ot is enabled in the BIOS setup, a logo splash screen displays.
BIOS User Interface IntelP®P Server Board S3420GP TPS z Localization - The BIOS Setup uses the Unicode standard and is capable of displaying setup forms all languages urrently included in the Unico server board BIOS is only available in English. z Console Redirection - The BIOS Setup is functional through various terminal emulation standards.
IntelP®P Server Board S3420GP TPS BIOS User Interface Table 10. BIOS Setup: Keyboard Command Bar Key Option Description <Enter> Execute The < Enter> key is used to activate sub -menus w h.
BIOS User Interface IntelP®P Server Board S3420GP TPS 5.3.1.4 Menu Selection Bar The Menu Selection Bar is located at the top of the BIOS Setup Utility screen. It displays the major menu selections available to the user. By using the left and right arrow keys, the user can select the menus listed here.
IntelP®P Server Board S3420GP TPS BIOS User Interface Main Advance d Security Serv er Management Boot Options Boot Manager Logged in as <Administrator or User> Platform ID <Platform Identification String> System BIOS Version SXXXX.86B.xx.
BIOS User Interface IntelP®P Server Board S3420GP TPS Setup Item Options Help Text Comments Size Informa total phy the syste physical l memory installed tion only. Displays the sical memory installed in m, in MB or GB. The term memory indicates the tota discovered in the form of DDR3 DIMMs.
IntelP®P Server Board S3420GP TPS BIOS User Interface Main Advance d Sec rity u Serv er Management Boot Options Boot Manager ► Processor Configuration ► Memory Configuration ► Mass Storage Cont.
BIOS User Interface IntelP®P Server Board S3420GP TPS Advanced Processor Configuration Processor Socket CPU 1 Processor ID <CPUID> Processor Frequency <Proc Freq> Microcode Revision <R.
IntelP®P Server Board S3420GP TPS BIOS User Interface Setup Item Options Help Text Comments Microcode Revision ion of Information only. Revis the loaded microcode. L1 Cache RAM . Size of the . Information only Processor L1 Cache L2 C of the ache RAM Information only.
BIOS User Interface IntelP®P Server Board S3420GP TPS Setup Item Options Help Text Comments Coherency Support Enable/Disable Intel ® VT-d Coherency support. Only visible w hen Intel ® Virtualization Technology for Directed I/O is enabled. Enabled Disabled ATS Support Enabled Disabled Enable/Disable Intel ® VT-d Address Transl upport.
IntelP®P Server Board S3420GP TPS BIOS User Interface Advanced Memory Configuration Total Memory <Total Physical Memory Installed in System> Effective Memory <Total Effective Memory> Current Configuration <Independent > Current Memory Speed <Speed that installed memory is running at.
BIOS User Interface IntelP®P Server Board S3420GP TPS Setup Item Comments Current Memo ory ry Information only. Displays the speed the mem Speed is running at. DIMM_ XY MM socket present on the board. Each DIMM socket field reflects one of the following possible his ed in a the BIOS to optimize memory configuration.
IntelP®P Server Board S3420GP TPS BIOS User Interface Setup Item Options Help Text Comments Intel AID Enabled or Disable the Intel ® SAS Unavailable if the SAS Module (AXX4SASMOD) is not present.
BIOS User Interface IntelP®P Server Board S3420GP TPS Advanced Serial Port Configuration Enabled /Disabled Serial A Enable s 3F8h / 2F8h / 3E8h / 2E8h Addres 3 or 4 IRQ Serial B Enable Enabled /Disabled Address 3F8h / 2F8h / 3E8h / 2E8h IRQ 3 or 4 Figure 20.
IntelP®P Server Board S3420GP TPS BIOS User Interface Advanced USB Configuration Detected USB Devices <Total USB Devices in Sy stem> USB Controller Enabled / Disabled Legacy USB Support Enabled.
BIOS User Interface IntelP®P Server Board S3420GP TPS Setup Item Options Help Text Comments Device timeout 20 sec 30 sec 40 sec Storag t. Setting to a larger storage device to be ready, if needed. er is Reset 10 sec USB Mass e device Start Unit command timeou value prov ides more time for a mass Grayed out if the USB Controll disabled.
IntelP®P Server Board S3420GP TPS BIOS User Interface Table 18. Setup Utility – PCI Configuration Screen Fields Setup Item Options Help Text Comments Ma mize Memory bel Enabled abled If enabled. the BIOS maximizes usage of memory below 4 GB limiting PCIE Extended Configuration Space to 64 buses.
BIOS User Interface IntelP®P Server Board S3420GP TPS Advanced System Acoust rfor ic and Pe mance Configuration Set Throttling Mode Auto / CLTT / OLTT Altitude 300m or less / 301m-900m / 901m – 15 m 00m / Higher than 1500 Set Fan Profile Performance , Acoustic Figure 23.
IntelP®P Server Board S3420GP TPS BIOS User Interface Setup Item Options Help Text Comments Set Fan Profile Performance Acoustic [Performance] - Fan control provides primary system cooling before attempting to throttle memory.
BIOS User Interface IntelP®P Server Board S3420GP TPS Setup Item Options Help Text Comments S Passw et Administrator [123aBcD] d i used to control change access in BIOS Setup Utility. Only alphanumeric characters can be used. Maximum length is 7 characters.
IntelP®P Server Board S3420GP TPS BIOS User Interface Main Advance d Security Server Management Boot Options Boot Manager Assert NMI on SERR Enabled / Disabled Assert NMI on PERR Enabled / Disabled R.
BIOS User Interface IntelP®P Server Board S3420GP TPS Setup Item Options Help Text Comments O Timer na ed Disabled If enabled, with the timeout value selected.
IntelP®P Server Board S3420GP TPS BIOS User Interface Table 22. Setup Utility – Console Re direction Configuration Fields Setup Item Options Help T ext Console Redirection Disabled Console redirection allows a serial port to be used for server abled] - No console redirection.
BIOS User Interface IntelP®P Server Board S3420GP TPS Server Management System Information Board Part Number Board Serial Number System Part Number System Serial Number Chassis Number Part Chassis Serial Number BMC Firmware Revision HSC Firmware Revision ME Firmware Revision SDR Revision UUID Figure 27.
IntelP®P Server Board S3420GP TPS BIOS User Interface Main Advance d Security Server Management Boot Options Boot Manager System Boot Timeout <0 - 65535> Boot Option #1 <Available Boot devi .
BIOS User Interface IntelP®P Server Board S3420GP TPS Setup Item Options Help Text Comments Ne ork Device Order Set the order of this group. tw the legacy devices in Visible when one or more of these devices are available in the system. BEV Device Order Set the order of the legacy devices in this group.
IntelP®P Server Board S3420GP TPS BIOS User Interface Setup Item Options Help Text Delete Boot Option Select one to Delete Remove an EFI boot option from the Internal EFI Shell boot order. 5.3.2.6.2 Hard Disk Order Screen The Hard Disk Order screen allows the user to control the hard disks.
BIOS User Interface IntelP®P Server Board S3420GP TPS Setup Item Options Help Text CDROM #1 Available Legacy devices for this Device Set system boot order by selecting the boot option for this position. group. CDROM #2 Available Legacy devices Set system boot order by selecting the boot option for this position.
IntelP®P Server Board S3420GP TPS BIOS User Interface Table 29. Setup Utility etw ork Device O – N rder Fields Setup Item Options Help Text Netw vice #1 Available Legacy devices for this Devic group. Set ng the boot option for this position. ork De e system boot order by selecti Netw vice #2 Available Legacy devic for this Devic group.
BIOS User Interface IntelP®P Server Board S3420GP TPS • Moving the clear system configuration jumper. • IPMI command (se ystem and the BIOS Setup loads user set defaults instead of The recommended steps to load the BIOS defaults are: 1. Power 2. Move the Clear CMOS jumper from pins 1-2 to pins 2-3.
IntelP®P Server Board S3420GP TPS Conn ector/Header Locations and Pin-outs 6. Connector / Header Locations and Pin-out s 6.1 The fol jumper corresp . Board Connector Matrix Board Connector Information lowing section provides detailed information regarding all connectors, headers, and s on the server board.
Connector/Header Locations and Pin-out s IntelP®P Server Board S3420GP TPS One SSI-compliant 2x4 pin power connector (J9C1), which provides 12-V power to the CPU VRD. The following tables define the connector pin-outs. Tab ebo ctor Pin-out (J9A1) le 32.
IntelP®P Server Board S3420GP TPS Conn ector/Header Locations and Pin-outs Pin Signal Name Pin Signal Name 1 P3V3_AUX 2 RMII_IBMC_RMM3_MDIO 3 P3V3_AUX 4 RMII_IBMC_RMM3_MDC 5 GND 6 RMII_IBMC_RMM3_RXD1.
Connector/Header Locations and Pin-out s IntelP®P Server Board S3420GP TPS 2 SGPIO Load Signal SGPIO_LOAD 3 SGPIO_DAT AOUT0 S IO Da GP ta Out 4 SGPIO_DAT AOUT1 S IO Da GP ta In 6.4 Front Control Panel Connector The server board provides a 24-pin SSI front panel connector (J1C1) for use with Intel ® and third-party chassis.
IntelP®P Server Board S3420GP TPS Conn ector/Header Locations and Pin-outs power state signals from the chipset and de-asserts PS_PWR_ON to the power supply.
Connector/Header Locations and Pin-out s IntelP®P Server Board S3420GP TPS Table 39. System Status LED Indicator States Color State Criticality Description Green Solid on Ok Sy stem booted and ready Green ~1 Hz blink Degraded System degra on d asserted.
IntelP®P Server Board S3420GP TPS Conn ector/Header Locations and Pin-outs 6.5 I/O Connectors 6.5.1 VGA Connector The following table details the pin-out definition of the VGA connector (J7A1).
Connector/Header Locations and Pin-out s IntelP®P Server Board S3420GP TPS Pin Signa l Name Pin Signal Name 1 P5V_USB_PWR75 H_11 2 USB_PC _FB_DN 3 SB_ U PCH_11_FB_DP 4 GND 5 5V_ B_DN P USB_PWR75 6 US.
IntelP®P Server Board S3420GP TPS Conn ector/Header Locations and Pin-outs Table 45. External Serial A Port Pin-out (J8A1) Pin Signal Name Description 1 SPA_DCD DCD (carrier detect) 2 SPA_SIN_L RXD (.
Connector/Header Locations and Pin-out s IntelP®P Server Board S3420GP TPS Table 47. Internal USB Connector Pin-out ( J1E1, J1D1) Pin Signal Name Description 1 USB2_VBUS4 USB power (port 4) 2 USB2_VB.
IntelP®P Server Board S3420GP TPS Conn ector/Header Locations and Pin-outs 6.6 PCI Express* Slot / PCI Slot / Riser Card Slot / A PCI-E Riser card will enable a PCI-E add-on card to be accommodated in the 1U chassis. The following table shows the pin-out for this riser slot.
Connector/Header Locations and Pin-out s IntelP®P Server Board S3420GP TPS B39 GND GND A39 PERP5 P2E_CPU_S6_RXN<2> B40 GND GND A40 PERN5 P2E_CPU_S6_RXP<2> B41 PETP6 P2E_CPU_C_S6_TXP<1&.
IntelP®P Server Board S3420GP TPS Conn ector/Header Locations and Pin-outs Three PCI Express* x8 connectors (J2B2, J3B1 and J4B2) Pin Signal Pin Signal Pin Signal Pin Signal A1 PRSNT1# B1 +12V A26 HS.
Connector/Header Locations and Pin-out s IntelP®P Server Board S3420GP TPS Pin# Signal Pin# Signal Pin# Signal Pin# Signal A5 JTAG2 B5 SMCLK A21 PERP1 B21 GND A6 JTAG3 B6 SMDAT A22 PERN1 B22 GND A7 JTAG4 B7 GND A23 GND B23 PETP2 A8 JTAG5 B8 +3.3V A24 GND B24 PETN2 A9 +3.
IntelP®P Server Board S3420GP TPS Conn ector/Header Locations and Pin-outs Pin # Signal Pin # Signal Pin # Signal Pin # Signal B26 C/BE[3]# A26 IDSEL B57 Ground A57 AD[02] B27 AD[23] A27 +3.3V B 58 AD[01] A58 AD[00] B28 Ground A28 AD[22] B59 V_IO A59 V_IO B29 AD[21] A29 AD[20] B60 ACK64# A60 REQ64# B30 AD[19] A30 Ground B61 +5V A61 + 5V B31 + 3.
Jumper Blocks IntelP®P Server Board S3420GP TPS 7. Jumper Blocks The server board has several 3-pin jumper blocks that can be used to configure, protect, or recover specific features of the server board. Figure 35. Jumper Blocks (J1A2, J1F1, J1F3, J1F2 and J1F5) Table 52.
IntelP®P Server Board S3420GP TPS Jumper Blocks Jumper Name Pins System Results Force Update 2-3 Integrated BMC Firmware Force Update Mode – Enabled 7.
Jumper Blocks IntelP®P Server Board S3420GP TPS 7. Open the chassis and move the jumper back to the default position (covering pins 1 and 2). 8. Close the server chassis. 9. Power up the server. The password is now cleared and can be reset by going into the BIOS setup.
IntelP®P Server Board S3420GP TPS Jumper Blocks firmware update process fails due to ME not being in the proper update state, the server board provides an Integrated BMC Force Update jumper (J1F1), which forces the ME into the proper update state.
Intel® Light Guided Diagnostics IntelP®P Server Board S3420GP TPS 8. Intel ® Light Guided Diagnostics The server board has several on-board diagnostic LEDs to assist in troubleshooting board-level issues. This section shows where each LED is located on the server board and describes the function of each LED.
IntelP®P Server Board S3420GP TPS Intel® Light Guided Diagnostics 8.2 Post Code Diagnostic LEDs During the system boot process, the BIOS executes several platform configuration processes, each of which is assigned a specific hex POST code number.
Design and Environmental Specifications IntelP®P Server Board S3420GP TPS 9. Design and Environment al Specifications 9.1 Intel ® Server Board S3420GP Design Specifications The operation of the server board at conditions beyond those shown in the following table may cause permanent damage to the system.
IntelP®P Server Board S3420GP TPS Design and Environmental Specifications 9.3 Server Board Power Requirements This section provides power supply design guidelines for a system using the Intel ® Server Board S3420GP, including voltage and current specifications, and power supply on/off sequencing characteristics.
Design and Environmental Specifications IntelP®P Server Board S3420GP TPS 9.3.1 Processor Power Support The server board supports the Thermal Design Power (TDP) guideline for Intel ® Xeon ® processor.
IntelP®P Server Board S3420GP TPS Design and Environmental Specifications 9.4.1 Grounding The grounds of the power supply output connector pins provide the power return path. The output connector ground pins are connected to the safety ground (power supply enclosure).
Design and Environmental Specifications IntelP®P Server Board S3420GP TPS +5 VSB 0.5 A 0.25 A/ µ sec 20 µ F Notes: 1. Step loads on each 12 V output may happen simultaneously and should be tested that way. 9.4.6 Capacitive Loading The power supply is stable and meets all requirements with the following capacitive loading ranges.
IntelP®P Server Board S3420GP TPS Design and Environmental Specifications The output voltages must rise from 10% to within regulation limits (T vout_rise ) within 5 ms to 70 ms, except for 5 VSB, in which case it is allowed to rise from 1.0 ms to 25 ms.
Design and Environmental Specifications IntelP®P Server Board S3420GP TPS Table 63. Turn On/Off Timing Item Description Minimum Maximum Units T sb_on_delay Delay from AC being applied to 5 VSB being within regulation. N/A 1500 Msec T ac_on_delay Delay from AC being applied to all output voltages being within regulation.
IntelP®P Server Board S3420GP TPS Design and Environmental Specifications 9.4.11 Residual Voltage Immunity in Standby Mode The power supply is immune to any residual voltage placed on its outputs (typically, a leakage voltage through the system from standby output) up to 500 mV.
Design and Environmental Specifications IntelP®P Server Board S3420GP TPS +5 V 5.7 6.2 +12 V 13.3 14.5 -12 V -13.3 -14.5 +5 VSB 5.7 6.5 Revision 1.0 Intel order number E65697-003 94.
IntelP®P Server Board S3420GP TPS Regulatory and Certification Information 10. Regulatory and Certification Information 10.1 Product Regulatory Compliance Intended Application –This product is to b.
Regulatory and Certification Information IntelP®P Serv er Board S3420GP TPS FCC/ICES-003 Class A Attestation (USA/Canada) C-Tick Declaration of Conformity (Australia) MED Declaration of C.
IntelP®P Server Board S3420GP TPS Regulatory and Certification Information Revision 1.0 Intel order number E65697-003 97 10.2 Product Regulatory Compliance Markings The server board is provided with the following regulatory marks .
Regulatory and Certification Information IntelP®P Serv er Board S3420GP TPS Revision 1.0 Intel order number E65697-003 98 Other Recycling Package Marking (Marked on packaging label) Other Recycling Package Marks Other Recycling Package Marking (Marked on packaging label) CA.
IntelP®P Serv 10.3 10.3.1 This device complies with Part 15 of the FCC Rules. Operation is subject to two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.
Regulatory 100 10.3.2 ICES-003 Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe B prescrites dans la norme sur le matériel brouilleur: “Appareils Numériques”, NMB-003 édictée par le Ministre Canadian des Communications.
IntelP®P Serv 10.3.5 BSMI The BSMI Certification Marking and EMC warning is located on the outside rear area of the product. 10.3.6 RRL Following is the English translation of the notice above: 10.3.7 CNCA er Board S3420GP TPS Regulatory and Certification Information Revision 1.
Appendix A: Integration and Usage Tips 102 IntelP®P Server Board S3420GP TPS Revision 1.0 Intel order number E65697-003 Appendix A: Integration and Usage Tips When adding or removing components or peripherals from the server board, AC power must be removed.
IntelP®P Server Board S3420GP TPS Appendix B: Integrated BMC Sensor Tables Appendix B: Integrated BMC Sensor Tables This appendix lists the sensor identification numbers and information about the sensor type, name, supported thresholds, assertion and de-assertion information, and a brief description of the sensor purpose.
Appendix B: Integrated BMC Sensor Tables IntelP®P Server Board S3420GP TPS Rearm Sensors The rearm is a request for the event status for a sensor to be rechecked and updated upon a transition between good and bad states. Rearming the sensors can be done manually or automatically.
IntelP®P Server Board S3420GP TPS Appendix B: Integrated BMC Sensor Tables Revision 1.0 Intel order number E65697-003 105 Table 66. Integrated BMC Core Sensors Sensor Name 3 Sensor # Platform A pplicabilit y Sensor Type Event / Reading Type Event Offset Triggers Contrib.
Appendix B: Integrated BMC Sensor Tables 106 IntelP®P Server Board S3420GP TPS Revision 1.0 Intel order number E65697-003 Sensor Name 3 Sensor # Platform A pplicabilit y Sensor Type Event / Reading Type Event Offset Triggers Contrib. To System Status A ssert / De- assert Readabl e Value / Offsets Event Data Rearm Stand -by BB +1.
IntelP®P Server Board S3420GP TPS Appendix B: Integrated BMC Sensor Tables Revision 1.0 Intel order number E65697-003 107 Sensor Name 3 Sensor # Platform A pplicabilit y Sensor Type Event / Reading Type Event Offset Triggers Contrib. To System Status A ssert / De- assert Readabl e Value / Offsets Event Data Rearm Stand -by BB +5.
Appendix B: Integrated BMC Sensor Tables 108 IntelP®P Server Board S3420GP TPS Revision 1.0 Intel order number E65697-003 Sensor Name 3 Sensor # Platform A pplicabilit y Sensor Type Event / Reading Type Event Offset Triggers Contrib.
IntelP®P Server Board S3420GP TPS Appendix C: POST Code Diagnostic LED Decoder Appendix C: POST Code Diagnostic LED Decoder During the system boot process, the BIOS ex ecutes a number of platform configuration processes, each of which is assigned a specific hex POST code number.
Appendix C: POST Code Diagnostic LED Decoder IntelP®P Server Board S3420GP TPS MSB LSB 8h 4h 2h 1h 8h 4h 2h 1h LED #7 #6 #5 #4 #3 #2 #1 #0 Host Processor 0x04h X X X X X O X X Early processor initialization (flat 32.
IntelP®P Server Board S3420GP TPS Appendix C: POST Code Diagnostic LED Decoder Diagnostic LED Decoder O = On, X=Off Upper Nibble Lower Nibble MSB LSB Checkpoint 8h 4h 2h 1h 8h 4h 2h 1h LED #7 #6 #5 #.
Appendix C: POST Code Diagnostic LED Decoder IntelP®P Server Board S3420GP TPS Diagnostic LED Decoder O = On, X=Off Upper Nibble Lower Nibble MSB LSB Checkpoint 8h 4h 2h 1h 8h 4h 2h 1h LED #7 #6 #5 #.
IntelP®P Server Board S3420GP TPS Appendix D: POST Code Errors Appendix D: POST Code Errors Whenever possible, the BIOS outputs the current boot progress codes on the video screen. Progress codes are 32-bit quantities plus optional data. The 32-bit numbers include class, subclass, and operation information.
Appendix D: POST Code Errors IntelP®P Server Board S3420GP TPS Error Code Error Message Response 8111 Processor 02 internal error (IERR) on last boot Pause 8120 Processor 01 thermal trip error on las.
IntelP®P Server Board S3420GP TPS Appendix D: POST Code Errors Error Code Error Message Response 8549 DIMM_C2 Disabled. Pause 854A DIMM_C3 Disabled. Pause 854B DIMM_C4 Disabled. Pause 854C DIMM_D1 Disabled. Pause 854D DIMM_D2 Disabled. Pause 854E DIMM_D3 Disabled.
Appendix D: POST Code Errors IntelP®P Server Board S3420GP TPS Error Code Error Message Response 85A7 DIMM_B4 Uncorrectable E CC error encountered. Pause 85A8 DIMM_C1 Uncorrectable ECC error encountered. Pause 85A9 DIMM_C2 Uncorrectable ECC error encountered.
IntelP®P Server Board S3420GP TPS Appendix D: POST Code Errors Error Code Error Message Response 0xA500 ATA/ATPI AT A bus SMAR T not supported. No Pause 0xA501 ATA/AT PI ATA SMART is disabled. No Pause 0xA5A0 PCI Express* component encountered a PERR error.
Appendix E: Supported IntelP®P Server Chassis IntelP®P Server Board S3420GP TPS Revision 1.0 Intel order number E65697-003 118 Appendix E: Supported Intel P ® P Server Chassis The Intel P ® P Serv.
IntelP®P Server Board S3420GP TPS Glossary Revision 1.0 Intel order number E65697-003 119 Glossary This appendix contains important terms used in this document. For ease of use, numeric entries are listed first (for example, “82460GX”) follow ed by alpha entries (for example, “AGP 4x”).
Glossary IntelP®P Serv er Board S3420GP TPS Revision 1.0 Intel order number E65697-003 120 Term Definition ICH I/O Controller Hub ICMB Intelligent Chassis Management Bus IERR Internal Error IFB I/O a.
IntelP®P Server Board S3420GP TPS Glossary Revision 1.0 Intel order number E65697-003 121 Term Definition PSMI Power Supply Management Interface PWM Pulse-Width Modulation QPI QuickPath Interconnect .
Reference Documents IntelP®P Server Board S3420GP TPS Revision 1.0 Intel order number E65697-003 122 Reference Documents Refer to the following documents for additional information: Intel P ® P .
デバイスIntel S3420GPの購入後に(又は購入する前であっても)重要なポイントは、説明書をよく読むことです。その単純な理由はいくつかあります:
Intel S3420GPをまだ購入していないなら、この製品の基本情報を理解する良い機会です。まずは上にある説明書の最初のページをご覧ください。そこにはIntel S3420GPの技術情報の概要が記載されているはずです。デバイスがあなたのニーズを満たすかどうかは、ここで確認しましょう。Intel S3420GPの取扱説明書の次のページをよく読むことにより、製品の全機能やその取り扱いに関する情報を知ることができます。Intel S3420GPで得られた情報は、きっとあなたの購入の決断を手助けしてくれることでしょう。
Intel S3420GPを既にお持ちだが、まだ読んでいない場合は、上記の理由によりそれを行うべきです。そうすることにより機能を適切に使用しているか、又はIntel S3420GPの不適切な取り扱いによりその寿命を短くする危険を犯していないかどうかを知ることができます。
ですが、ユーザガイドが果たす重要な役割の一つは、Intel S3420GPに関する問題の解決を支援することです。そこにはほとんどの場合、トラブルシューティング、すなわちIntel S3420GPデバイスで最もよく起こりうる故障・不良とそれらの対処法についてのアドバイスを見つけることができるはずです。たとえ問題を解決できなかった場合でも、説明書にはカスタマー・サービスセンター又は最寄りのサービスセンターへの問い合わせ先等、次の対処法についての指示があるはずです。